Home | History | Annotate | Download | only in aarch64

Lines Matching full:frsqrts

4008 LogicVRegister Simulator::frsqrts(VectorFormat vform,
4023 LogicVRegister Simulator::frsqrts(VectorFormat vform,
4028 frsqrts<float>(vform, dst, src1, src2);
4031 frsqrts<double>(vform, dst, src1, src2);