| /external/vixl/tools/test_generator/ |
| data_types.py | 31 or C++ `Operand` and `MemOperand` objects are operands. We can think of them
35 to represent it (e.g. "Register", "ShiftType", "MemOperand", ...) and a name
129 corresponds to C++ objects such as `Operand` or `MemOperand`.
371 code = "__ Ldr({name}, MemOperand(input_ptr, offsetof(Inputs, {name})));"
375 code = "__ Str({name}, MemOperand(result_ptr, offsetof(Inputs, {name})));"
400 __ Ldr(nzcv_bits, MemOperand(input_ptr, offsetof(Inputs, {})));
414 __ Str(nzcv_bits, MemOperand(result_ptr, offsetof(Inputs, {})));
440 __ Ldr(q_bit, MemOperand(input_ptr, offsetof(Inputs, {})));
454 __ Str(q_bit, MemOperand(result_ptr, offsetof(Inputs, {})));
474 __ Ldr(ge_bits, MemOperand(input_ptr, offsetof(Inputs, {})))
[all...] |
| /external/llvm/lib/Target/Lanai/ |
| LanaiMemAluCombiner.cpp | 159 const MachineMemOperand *MemOperand = *MI.memoperands_begin();
162 if (MemOperand->isVolatile())
|
| /external/v8/src/ia32/ |
| macro-assembler-ia32.h | 34 typedef Operand MemOperand;
[all...] |
| /external/v8/src/x64/ |
| macro-assembler-x64.h | 46 typedef Operand MemOperand;
[all...] |
| /external/v8/src/x87/ |
| macro-assembler-x87.h | 37 typedef Operand MemOperand;
[all...] |
| /external/vixl/src/aarch32/ |
| operands-aarch32.h | 612 // MemOperand represents the addressing mode of a load or store instruction.
614 // Usage: <instr> <Rt> , <MemOperand>
618 // <MemOperand> is the rest of the arguments to the instruction
620 // <MemOperand> can be in one of 3 addressing modes:
647 class MemOperand {
651 explicit MemOperand(Register rn, AddrMode addrmode = Offset)
668 MemOperand(Register rn, int32_t offset, AddrMode addrmode = Offset)
678 MemOperand(Register rn, Sign sign, int32_t offset, AddrMode addrmode = Offset)
695 MemOperand(Register rn, Sign sign, Register rm, AddrMode addrmode = Offset)
709 MemOperand(Register rn, Register rm, AddrMode addrmode = Offset
[all...] |
| /external/v8/src/arm64/ |
| assembler-arm64.h | 636 // MemOperand represents a memory operand in a load or store instruction.
637 class MemOperand {
639 inline MemOperand();
640 inline explicit MemOperand(Register base,
643 inline explicit MemOperand(Register base,
647 inline explicit MemOperand(Register base,
651 inline explicit MemOperand(Register base,
676 // Check if two MemOperand are consistent for stp/ldp use.
677 static PairResult AreConsistentForPair(const MemOperand& operandA,
678 const MemOperand& operandB
[all...] |
| /external/swiftshader/third_party/subzero/src/ |
| IceTargetLoweringX86Base.h | 490 X86OperandMem **const MemOperand;
494 : Target(Target), MemOperand(Target->SandboxingType == ST_None
497 if (MemOperand != nullptr) {
502 *MemOperand = Target->_sandbox_mem_reference(*MemOperand);
[all...] |
| IceTargetLoweringX86BaseImpl.h | [all...] |
| /external/v8/src/s390/ |
| assembler-s390.cc | 265 // Implementation of Operand and MemOperand
283 MemOperand::MemOperand(Register rn, int32_t offset) {
289 MemOperand::MemOperand(Register rx, Register rb, int32_t offset) {
551 void Assembler::stm(Register r1, Register r2, const MemOperand& src) {
556 void Assembler::stmy(Register r1, Register r2, const MemOperand& src) {
561 void Assembler::stmg(Register r1, Register r2, const MemOperand& src) {
686 void Assembler::name(Register r1, Register r3, const MemOperand& opnd) { \
706 void Assembler::name(Register r1, Condition m3, const MemOperand& opnd) {
[all...] |
| /external/v8/src/arm/ |
| assembler-arm.cc | 371 // Implementation of Operand and MemOperand
420 MemOperand::MemOperand(Register rn, int32_t offset, AddrMode am) {
435 MemOperand::MemOperand(Register rn, Register rm, AddrMode am) {
444 MemOperand::MemOperand(Register rn, Register rm,
494 // str(r, MemOperand(sp, 4, NegPreIndex), al) instruction (aka push(r))
498 // ldr(r, MemOperand(sp, 4, PostIndex), al) instruction (aka pop(r))
[all...] |
| /external/v8/src/mips/ |
| assembler-mips.cc | 224 // Implementation of Operand and MemOperand.
243 MemOperand::MemOperand(Register rm, int32_t offset) : Operand(rm) {
248 MemOperand::MemOperand(Register rm, int32_t unit, int32_t multiplier,
267 // sw(r, MemOperand(sp, 0))
270 // lw(r, MemOperand(sp, 0))
[all...] |
| /external/v8/src/mips64/ |
| assembler-mips64.cc | 204 // Implementation of Operand and MemOperand.
223 MemOperand::MemOperand(Register rm, int32_t offset) : Operand(rm) {
228 MemOperand::MemOperand(Register rm, int32_t unit, int32_t multiplier,
248 // sd(r, MemOperand(sp, 0))
251 // ld(r, MemOperand(sp, 0))
[all...] |
| /external/v8/src/ppc/ |
| assembler-ppc.cc | 198 // Implementation of Operand and MemOperand
217 MemOperand::MemOperand(Register rn, int32_t offset) {
224 MemOperand::MemOperand(Register ra, Register rb) {
1142 void Assembler::lbz(Register dst, const MemOperand& src) {
1148 void Assembler::lbzx(Register rt, const MemOperand& src) {
[all...] |
