/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p2/src/ |
omxVCM4P2_MCReconBlock_s.s | 298 LCLS OP1 301 OP1 SETS "AND" 304 OP1 SETS "ORR" 316 $OP1 $lsb0, $lsb0, $lsb1 ;// e0 = e0 & e1
|
/toolchain/binutils/binutils-2.25/include/opcode/ |
tic6x-opcode-table.h | 42 #define OP1(a) 1, { a } 496 OP1(OLCST), 500 OP1(ORXREG1), 504 OP1(ORIRP1), 508 OP1(ORNRP1), 580 OP1(OLCST), 585 OP1(ORXREG1), 590 OP1(ORIRP1), 595 OP1(ORNRP1), 632 OP1(OLCST) [all...] |
/external/llvm/lib/Target/AMDGPU/ |
R600Defines.h | 41 OP1 = (1 << 10),
|
/external/valgrind/none/tests/amd64/ |
fb_test_amd64.c | 449 #define OP1 454 #define OP1 459 #define OP1 464 #define OP1 690 void test_imulw2(int64 op0, int64 op1) 694 s1 = op1; 708 void test_imull2(int64 op0, int64 op1) 713 s1 = op1; 727 #define TEST_IMUL_IM(size, size1, op0, op1)\ 738 : "r" (op1), "1" (flags), "0" (res)); [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonISelDAGToDAG.cpp | 658 SDValue OP1; 697 OP1 = Sext1; 709 OP1 = SDValue(CurDAG->getMachineNode(Hexagon::L2_loadri_io, dl, MVT::i32, 720 OP0, OP1); [all...] |
/toolchain/binutils/binutils-2.25/opcodes/ |
aarch64-tbl.h | 28 #define OP1(a) {OPND(a)} 55 /* e.g. SYS #<op1>, <Cn>, <Cm>, #<op2>{, <Xt>}. */ 61 /* e.g. SYSL <Xt>, #<op1>, <Cn>, <Cm>, #<op2>. */ [all...] |
/external/pcre/dist2/src/ |
pcre2_jit_compile.c | 555 #define OP1(op, dst, dstw, src, srcw) \ [all...] |