HomeSort by relevance Sort by last modified time
    Searched refs:BIT25 (Results 1 - 25 of 66) sorted by null

1 2 3

  /device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/
general_definitions.h 42 #undef BIT25
78 #define BIT25 0x02000000U
  /device/linaro/bootloader/edk2/ArmPlatformPkg/ArmJunoPkg/Drivers/PciHostBridgeDxe/
XPressRich3.h 54 #define PCIE_INT_B BIT25
  /device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/
CommonIncludes.h 91 #define BIT25 0x02000000
  /device/linaro/bootloader/OpenPlatformPkg/Chips/TexasInstruments/Omap35xx/Include/Omap3530/
Omap3530MMCHS.h 107 #define SRC_MASK BIT25
108 #define SRC BIT25
155 #define VS30 BIT25
  /device/linaro/bootloader/edk2/Omap35xxPkg/Include/Omap3530/
Omap3530MMCHS.h 107 #define SRC_MASK BIT25
108 #define SRC BIT25
155 #define VS30 BIT25
  /device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/Guid/
BoardFeatures.h 76 #define B_BOARD_FEATURES_SLEEP_MASK BIT25
77 #define V_BOARD_FEATURES_SLEEP_S1 0 // BIT25=0
78 #define V_BOARD_FEATURES_SLEEP_S3 BIT25 // BIT25=1
170 #define B_BOARD_FEATURES_2_C0_MEMORY_SLOT BIT25 // 2 Channel 0 memory slot
  /device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/
PchRegs.h 71 #define BIT25 0x02000000
  /device/linaro/bootloader/edk2/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/
AhciMode.h 135 #define EFI_AHCI_PORT_CMD_DLAE BIT25
178 #define EFI_AHCI_PORT_SERR_UFT BIT25
  /device/linaro/bootloader/edk2/ArmVirtPkg/VirtFdtDxe/
VirtFdtDxe.c 124 #define DTB_PCI_HOST_RANGE_MMIO32 BIT25
125 #define DTB_PCI_HOST_RANGE_MMIO64 (BIT25 | BIT24)
127 #define DTB_PCI_HOST_RANGE_TYPEMASK (BIT31 | BIT30 | BIT29 | BIT25 | BIT24)
  /device/linaro/bootloader/edk2/BaseTools/Source/C/Include/Common/
BaseTypes.h 246 #define BIT25 0x02000000
  /system/bt/embdrv/sbc/decoder/include/
oi_stddefs.h 298 #define BIT25 \
  /device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/PchRegs/
PchRegsPcu.h     [all...]
  /device/linaro/bootloader/edk2/ArmPkg/Library/ArmDisassemblerLib/
ArmDisassembler.c 176 I = (OpCode & BIT25) == BIT25;
  /bionic/libc/kernel/uapi/linux/
synclink.h 48 #define BIT25 0x02000000
  /development/ndk/platforms/android-21/include/linux/
synclink.h 55 #define BIT25 0x02000000
  /device/linaro/bootloader/edk2/EmbeddedPkg/Drivers/Lan9118Dxe/
Lan9118DxeHw.h 122 #define INSTS_TXSTOP_INT BIT25 // Tx was stopped
  /device/linaro/bootloader/edk2/QuarkSocPkg/QuarkSouthCluster/Include/
Ioh.h 54 #define BIT25 0x02000000
  /device/linaro/bootloader/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/
SmiEntry.S 120 testl $BIT25, %edx # Check for SSE capabilities
  /external/kernel-headers/original/uapi/linux/
synclink.h 43 #define BIT25 0x02000000
  /external/syslinux/gpxe/src/include/gpxe/efi/
Base.h 97 #define BIT25 0x02000000
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.11-4.8/sysroot/usr/include/linux/
synclink.h 43 #define BIT25 0x02000000
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/linux/
synclink.h 43 #define BIT25 0x02000000
  /prebuilts/ndk/r10/platforms/android-21/arch-arm/usr/include/linux/
synclink.h 55 #define BIT25 0x02000000
  /prebuilts/ndk/r10/platforms/android-21/arch-arm64/usr/include/linux/
synclink.h 55 #define BIT25 0x02000000
  /prebuilts/ndk/r10/platforms/android-21/arch-mips/usr/include/linux/
synclink.h 55 #define BIT25 0x02000000

Completed in 1641 milliseconds

1 2 3