/external/llvm/lib/Target/AArch64/Utils/ |
AArch64BaseInfo.cpp | 93 uint32_t Op0 = 0, Op1 = 0, CRn = 0, CRm = 0, Op2 = 0; 98 Ops[4].getAsInteger(10, CRm); 100 Bits = (Op0 << 14) | (Op1 << 11) | (CRn << 7) | (CRm << 3) | Op2; 110 uint32_t CRm = (Bits >> 3) & 0xf; 114 utostr(CRm) + "_" + utostr(Op2);
|
/device/linaro/bootloader/edk2/ArmPkg/Library/ArmDisassemblerLib/ |
ThumbDisassembler.c | 263 { "CPD", 0xee000000, 0xff000010, CPD_THUMB2 }, // CPD <coproc>,<opc1>,<CRd>,<CRn>,<CRm>,<opc2>
264 { "CPD2", 0xfe000000, 0xff000010, CPD_THUMB2 }, // CPD <coproc>,<opc1>,<CRd>,<CRn>,<CRm>,<opc2>
266 { "MRC", 0xee100000, 0xff100000, MRC_THUMB2 }, // MRC <coproc>,<opc1>,<Rt>,<CRn>,<CRm>,<opc2>
267 { "MRC2", 0xfe100000, 0xff100000, MRC_THUMB2 }, // MRC2 <coproc>,<opc1>,<Rt>,<CRn>,<CRm>,<opc2>
268 { "MRRC", 0xec500000, 0xfff00000, MRRC_THUMB2 }, // MRRC <coproc>,<opc1>,<Rt>,<Rt2>,<CRm>
269 { "MRRC2", 0xfc500000, 0xfff00000, MRRC_THUMB2 }, // MRR2 <coproc>,<opc1>,<Rt>,<Rt2>,<CRm>
502 UINT32 coproc, opc1, opc2, CRd, CRn, CRm;
[all...] |
/external/v8/src/arm64/ |
constants-arm64.h | 202 V_(CRm, 11, 8, Bits) 374 // multiple fields (Op0<0>, Op1, Crn, Crm, Op2). [all...] |
/external/vixl/src/aarch64/ |
constants-aarch64.h | 139 V_(CRm, 11, 8, ExtractBits) \ 343 // multiple fields (Op0<0>, Op1, Crn, Crm, Op2). [all...] |
assembler-aarch64.cc | [all...] |
assembler-aarch64.h | [all...] |
/external/llvm/lib/Target/ARM/Disassembler/ |
ARMDisassembler.cpp | [all...] |
/external/clang/lib/CodeGen/ |
CGBuiltin.cpp | [all...] |
/external/valgrind/VEX/priv/ |
guest_arm64_toIR.c | [all...] |