| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
| thumb2_ldmstm_bad.d | 1 #name: Invalid Thumb-2 LDM/STM instructions
|
| udf.l | 2 ^[^:]*:16: Warning: IT blocks containing 16-bit Thumb instructions of the following class are deprecated in ARMv8: Short branches, Undefined, SVC, LDM/STM
|
| armv8-a-it-bad.l | 7 .*:40: Warning: IT blocks containing 16-bit Thumb instructions of the following class are deprecated in ARMv8: Short branches, Undefined, SVC, LDM/STM
11 .*:55: Warning: IT blocks containing 16-bit Thumb instructions of the following class are deprecated in ARMv8: Short branches, Undefined, SVC, LDM/STM
13 .*:58: Warning: IT blocks containing 16-bit Thumb instructions of the following class are deprecated in ARMv8: Short branches, Undefined, SVC, LDM/STM
|
| stm-ldm.d | 2 #name: STM and LDM
5 # Test the `STM*' and `LDM*' instructions
|
| thumb2_ldmstm_bad.s | 15 @ UNPREDICTABLE Thumb-2 encodings of STM/STMIA/STMEA as specified
|
| thumb2_ldmstm.s | 38 @ Valid Thumb-2 encodings of STM/STMIA/STMEA as specified by section
48 @ as written, but gas translates (stm|ldm) rn(!), {rd} into an
|
| thumb2_ldmstm.d | 1 # name: Thumb-2 LDM/STM
|
| /external/llvm/lib/Target/AMDGPU/ |
| AMDGPUAsmPrinter.cpp | 117 const AMDGPUSubtarget &STM = MF->getSubtarget<AMDGPUSubtarget>();
119 if (STM.isAmdHsaOS()) {
127 const AMDGPUSubtarget &STM = MF->getSubtarget<AMDGPUSubtarget>();
128 if (MFI->isKernel() && STM.isAmdHsaOS()) {
159 const AMDGPUSubtarget &STM = MF.getSubtarget<AMDGPUSubtarget>();
161 if (STM.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) {
163 if (!STM.isAmdHsaOS()) {
181 if (STM.getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS) {
233 if (STM.dumpCode()) {
253 const R600Subtarget &STM = MF.getSubtarget<R600Subtarget>()
[all...] |
| SILoadStoreOptimizer.cpp | 414 const SISubtarget &STM = MF.getSubtarget<SISubtarget>();
415 if (!STM.loadStoreOptEnabled())
418 TII = STM.getInstrInfo();
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/tic54x/ |
| set.s | 6 STM #56h, AUX_R1
|
| /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p2/src/ |
| armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s | 132 STM pDst!,{temp2,temp1,Last,LR}
134 STM pDst!,{temp2,temp1,Last,LR}
136 STM pDst!,{temp2,temp1,Last,LR}
138 STM pDst!,{temp2,temp1,Last,LR}
140 STM pDst!,{temp2,temp1,Last,LR}
142 STM pDst!,{temp2,temp1,Last,LR}
144 STM pDst!,{temp2,temp1,Last,LR}
145 STM pDst!,{temp2,temp1,Last,LR}
|
| /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/ |
| armVCM4P2_DecodeVLCZigzag_AC_unsafe_s.s | 132 STM pDst!,{temp2,temp1,Last,LR}
134 STM pDst!,{temp2,temp1,Last,LR}
136 STM pDst!,{temp2,temp1,Last,LR}
138 STM pDst!,{temp2,temp1,Last,LR}
140 STM pDst!,{temp2,temp1,Last,LR}
142 STM pDst!,{temp2,temp1,Last,LR}
144 STM pDst!,{temp2,temp1,Last,LR}
145 STM pDst!,{temp2,temp1,Last,LR}
|
| /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/ |
| armVCM4P10_InterpolateLuma_Align_unsafe_s.S | 43 STM r8!,{r7,r10,r11}
55 STM r8!,{r7,r10,r11}
67 STM r8!,{r7,r10,r11}
79 STM r8!,{r7,r10,r11}
|
| /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm11/vc/m4p10/src/ |
| armVCM4P10_InterpolateLuma_Align_unsafe_s.s | 96 STM pDst!, {x0, x1, x2} ;// Store aligned output row
112 STM pDst!, {x0, x1, x2} ;// Store aligned output row
128 STM pDst!, {x0, x1, x2} ;// Store aligned output row
144 STM pDst!, {x0, x1, x2} ;// Store aligned output row
|
| omxVCM4P10_PredictIntra_16x16_s.s | 154 STM pDst, {tVal6,tVal7,tVal8,tVal9} ;// pDst[0 to 15] = tVal 6 to 9
157 STM pDst2, {tVal6,tVal7,tVal8,tVal9} ;// pDst2[16 to 31] = tVal 6 to 9
326 STM pDst, {tVal6,tVal7,tVal8,tVal9} ;// pDst[0 to 15] = tVal 6 to 9
329 STM pDst2, {tVal6,tVal7,tVal8,tVal9} ;// pDst2[16 to 31] = tVal 6 to 9
|
| /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/ |
| armVCM4P10_InterpolateLuma_Align_unsafe_s.s | 96 STM pDst!, {x0, x1, x2} ;// Store aligned output row
112 STM pDst!, {x0, x1, x2} ;// Store aligned output row
128 STM pDst!, {x0, x1, x2} ;// Store aligned output row
144 STM pDst!, {x0, x1, x2} ;// Store aligned output row
|
| /device/linaro/bootloader/edk2/MdePkg/Library/BaseLib/Arm/ |
| SetJumpLongJump.asm | 42 STM R0, {R3-R12,R14}
|
| /system/core/libpixelflinger/codeflinger/ |
| ARMAssembler.cpp | 134 STM(AL, FD, SP, 1, LSAVED);
144 STM(AL, FD, SP, 1, touched | LLR);
326 void ARMAssembler::STM(int cc, int dir,
|
| ARMAssemblerProxy.cpp | 239 void ARMAssemblerProxy::STM(int cc, int dir, int Rn, int W, uint32_t reg_list) {
240 mTarget->STM(cc, dir, Rn, W, reg_list);
|
| ARMAssembler.h | 135 virtual void STM(int cc, int dir,
|
| ARMAssemblerProxy.h | 122 virtual void STM(int cc, int dir,
|
| /external/swiftshader/third_party/LLVM/lib/Target/ |
| TargetData.cpp | 356 StructLayoutMap *STM = static_cast<StructLayoutMap*>(LayoutMap);
357 StructLayout *&SL = (*STM)[Ty];
|
| /prebuilts/go/darwin-x86/src/cmd/vendor/golang.org/x/arch/arm/armasm/ |
| inst.go | 382 AddrLDM // R ? [R] but formats as R, for LDM/STM only
383 AddrLDM_WB // R! - [R], X where X is instruction-specific amount, for LDM/STM only
|
| /prebuilts/go/linux-x86/src/cmd/vendor/golang.org/x/arch/arm/armasm/ |
| inst.go | 382 AddrLDM // R ? [R] but formats as R, for LDM/STM only
383 AddrLDM_WB // R! - [R], X where X is instruction-specific amount, for LDM/STM only
|
| /external/llvm/lib/IR/ |
| DataLayout.cpp | 560 StructLayoutMap *STM = static_cast<StructLayoutMap*>(LayoutMap);
561 StructLayout *&SL = (*STM)[Ty];
|
