/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Framework/Ppi/Smbus/ |
Smbus.c | 15 Smbus.c
19 Smbus PPI GUID as defined in EFI 2.0
25 #include EFI_PPI_DEFINITION (Smbus)
29 EFI_GUID_STRING(&gPeiSmbusPpiGuid, "Smbus", "Smbus PPI");
|
/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Framework/Protocol/Smbus/ |
Smbus.c | 15 SmBus.c
19 EFI SMBUS Protocol
27 #include EFI_PROTOCOL_DEFINITION (Smbus)
31 EFI_GUID_STRING(&gEfiSmbusProtocolGuid, "SMBUS Protocol", "EFI 2.0 SMBUS Protocol");
|
/device/linaro/bootloader/OpenPlatformPkg/Chips/TexasInstruments/Omap35xx/TPS65950Dxe/ |
TPS65950.c | 27 EFI_SMBUS_HC_PROTOCOL *Smbus;
46 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceRegisterLength, &DeviceRegister);
52 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusReadBlock, FALSE, &Length, Buffer);
85 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceBufferLength, DeviceBuffer);
111 Status = gBS->LocateProtocol(&gEfiSmbusHcProtocolGuid, NULL, (VOID **)&Smbus);
|
/device/linaro/bootloader/edk2/Omap35xxPkg/TPS65950Dxe/ |
TPS65950.c | 27 EFI_SMBUS_HC_PROTOCOL *Smbus;
46 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceRegisterLength, &DeviceRegister);
52 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusReadBlock, FALSE, &Length, Buffer);
85 Status = Smbus->Execute(Smbus, SlaveAddress, 0, EfiSmbusWriteBlock, FALSE, &DeviceBufferLength, DeviceBuffer);
111 Status = gBS->LocateProtocol(&gEfiSmbusHcProtocolGuid, NULL, (VOID **)&Smbus);
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformInitPei/ |
Dimm.c | 209 PEI_SMBUS_PPI *Smbus;
221 &Smbus // PPI
250 Status = Smbus->Execute (
252 Smbus,
272 Status = Smbus->Execute (
274 Smbus,
289 Status = Smbus->Execute (
291 Smbus,
|
PlatformEarlyInit.h | 80 #include <Ppi/Smbus.h>
[all...] |
/device/linaro/bootloader/edk2/IntelFrameworkPkg/Library/PeiSmbusLibSmbusPpi/ |
InternalSmbusLib.h | 2 Internal header file for Smbus library.
21 #include <Ppi/Smbus.h>
34 Gets Smbus PPIs.
36 This internal function retrieves Smbus PPI from PPI database.
40 @return The pointer to Smbus PPI.
49 Executes an SMBus operation to an SMBus controller.
51 This function provides a standard way to execute Smbus script
52 as defined in the SmBus Specification. The data can either be of
55 @param SmbusOperation Signifies which particular SMBus hardware protocol instance that it will use to [all...] |
/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Library/EdkIIGlueLib/Include/ |
EdkIIGluePeim.h | 93 #include EFI_PPI_DEFINITION (Smbus)
|
EdkIIGlueDxe.h | 194 #include EFI_PROTOCOL_DEFINITION (Smbus)
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Include/ |
IntelQNCConfig.h | 100 UINT32 Smbus :1; // 0: Disabled; 1: Enabled*
|
/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/Protocol/ |
PchPlatformPolicy.h | 81 UINT8 Smbus : 1; /// 0: Disable; 1: Enable
386 /// --------------------------- Smbus Config ------------------------------
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Library/MultiPlatformLib/BoardClkGens/ |
BoardClkGens.h | 35 #include <Ppi/Smbus.h>
36 #include <IndustryStandard/SmBus.h>
100 // SmBus address to read DIMM SPD
126 // SmBus Bus Device Function and Register Definitions
135 //ICH7: SMBus I/O Space Equates;
183 #define R_BASE_ADDRESS 0x20 // PCI BAR for SMBus I/O
185 #define R_HOST_CONFIGURATION 0x40 // SMBus Host Configuration Register
236 #define SMBUS_R_SMBC 0x0F // SMBus Pin Control Register R/W
252 // reserved by the SMBus spec.
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/QNCInit/Dxe/ |
QNCInit.c | 266 DEBUG ((EFI_D_ERROR, "QNC Smbus driver is failed!\n"));
520 // Disable for smbus
522 if (mQNCDeviceEnables.Bits.Smbus == DXE_DEVICE_DISABLED) {
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Library/MultiPlatformLib/BoardGpios/ |
BoardGpios.h | 37 #include <Ppi/Smbus.h>
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformDxe/ |
IchPlatformPolicy.c | 109 DxePlatformPchPolicy->DeviceEnabling->Smbus = PCH_DEVICE_ENABLE; 392 // Reserved SMBus Address
|