/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/ |
ext-ill.s | 1 # source file to test illegal ext, dext, dextm, dextu instructions 9 dextu $2, $3, 33, 0
|
ext-ill.l | 6 .*:9: Error: operand 4 out of range `dextu \$2,\$3,33,0'
|
mips64r2-ill.s | 65 # dextu instruction position/size checks 68 dextu $4, $5, 31, 1 # error (position) 69 dextu $4, $5, 32, 1 70 dextu $4, $5, 63, 1 71 dextu $4, $5, 64, 1 # error (position) 74 dextu $4, $5, 32, 0 # error (size) 75 dextu $4, $5, 32, 1 76 dextu $4, $5, 32, 32 77 dextu $4, $5, 32, 33 # error (size) 80 dextu $4, $5, 32, [all...] |
mips64r2-ill.l | 18 .*:68: Error: operand 3 out of range `dextu \$4,\$5,31,1' 19 .*:71: Error: operand 3 out of range `dextu \$4,\$5,64,1' 20 .*:74: Error: operand 4 out of range `dextu \$4,\$5,32,0' 21 .*:77: Error: operand 4 out of range `dextu \$4,\$5,32,33' 22 .*:87: Error: operand 4 out of range `dextu \$4,\$5,33,32' 23 .*:89: Error: operand 4 out of range `dextu \$4,\$5,63,2' 24 .*:90: Error: operand 4 out of range `dextu \$4,\$5,63,31' 25 .*:91: Error: operand 4 out of range `dextu \$4,\$5,63,32'
|
micromips.s | [all...] |
/external/llvm/test/MC/Mips/ |
mips64extins.s | 5 dextu $2, $4, 34, 6 # CHECK: dextu ${{[0-9]+}}, ${{[0-9]+}}, 34, 6
|
/system/core/libpixelflinger/arch-mips64/ |
col32cb16blend.S | 23 dextu $t0,\src,\shift+11,5 31 dextu $t1,\src,\shift+5,6 39 dextu $t2,\src,\shift,5
|
/external/llvm/test/MC/Mips/mips64/ |
invalid-mips64r2.s | 11 dextu $1, $2, 33, 16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/micromips64r6/ |
invalid.s | 33 dextu $2, $3, 31, 1 # CHECK: :[[@LINE]]:17: error: expected immediate in range 32 .. 63 34 dextu $2, $3, 64, 1 # CHECK: :[[@LINE]]:17: error: expected immediate in range 32 .. 63 35 dextu $2, $3, 32, 0 # CHECK: :[[@LINE]]:21: error: expected immediate in range 1 .. 32 36 dextu $2, $3, 32, 33 # CHECK: :[[@LINE]]:21: error: expected immediate in range 1 .. 32
|
valid.s | 24 dextu $9, $6, 35, 7 # CHECK: dextu $9, $6, 35, 7 # encoding: [0x59,0x26,0x30,0xd4]
|
/external/v8/src/mips64/ |
assembler-mips64.h | [all...] |
assembler-mips64.cc | 2529 void Assembler::dextu(Register rt, Register rs, uint16_t pos, uint16_t size) { function in class:v8::internal::Assembler [all...] |
macro-assembler-mips64.cc | [all...] |
/toolchain/binutils/binutils-2.25/opcodes/ |
mips-opc.c | [all...] |