/external/mesa3d/src/mesa/drivers/dri/i965/ |
gen6_sf_state.c | 276 uint32_t dw1, dw2, dw3, dw4; local 289 dw3 = GEN6_SF_SCISSOR_ENABLE; 346 dw3 |= GEN6_SF_CULL_FRONT; 349 dw3 |= GEN6_SF_CULL_BACK; 352 dw3 |= GEN6_SF_CULL_BOTH; 358 dw3 |= GEN6_SF_CULL_NONE; 364 dw3 |= line_width_u3_7 << GEN6_SF_LINE_WIDTH_SHIFT; 367 dw3 |= GEN6_SF_LINE_AA_ENABLE; 368 dw3 |= GEN6_SF_LINE_AA_MODE_TRUE; 369 dw3 |= GEN6_SF_LINE_END_CAP_WIDTH_1_0 [all...] |
gen7_sf_state.c | 115 uint32_t dw1, dw2, dw3; local 215 dw3 = GEN6_SF_LINE_AA_MODE_TRUE; 219 dw3 |= GEN6_SF_USE_STATE_POINT_WIDTH; 225 dw3 |= U_FIXED(CLAMP(point_size, 0.125f, 255.875f), 3); 229 dw3 |= 234 dw3 |= (1 << GEN6_SF_TRIFAN_PROVOKE_SHIFT); 241 OUT_BATCH(dw3);
|
gen8_ps_state.c | 195 uint32_t dw3 = 0, dw6 = 0, dw7 = 0, ksp0, ksp2 = 0; local 201 dw3 |= GEN7_PS_VECTOR_MASK_ENABLE; 205 dw3 |= SET_FIELD(sampler_count, GEN7_PS_SAMPLER_COUNT); 208 dw3 |= 213 dw3 |= GEN7_PS_FLOATING_POINT_MODE_ALT; 266 OUT_BATCH(dw3);
|
gen8_wm_depth_stencil.c | 35 uint32_t dw1 = 0, dw2 = 0, dw3 = 0; local 82 dw3 = SET_FIELD(stencil_ref, GEN9_WM_DS_STENCIL_REF) | 104 OUT_BATCH(dw3);
|
gen8_sf_state.c | 159 uint32_t dw1 = 0, dw2 = 0, dw3 = 0; local 183 dw3 |= U_FIXED(CLAMP(point_size, 0.125f, 255.875f), 3); 187 dw3 |= GEN6_SF_USE_STATE_POINT_WIDTH; 192 dw3 |= GEN8_SF_SMOOTH_POINT_ENABLE; 195 dw3 |= GEN6_SF_LINE_AA_MODE_TRUE; 199 dw3 |= (2 << GEN6_SF_TRI_PROVOKE_SHIFT) | 203 dw3 |= (1 << GEN6_SF_TRIFAN_PROVOKE_SHIFT); 210 OUT_BATCH(dw3);
|
gen7_sol_state.c | 231 uint32_t dw1 = 0, dw2 = 0, dw3 = 0, dw4 = 0; local 285 dw3 |= linked_xfb_info->Buffers[0].Stride * 4; 287 dw3 |= (linked_xfb_info->Buffers[1].Stride * 4) << 16; 302 OUT_BATCH(dw3);
|
brw_disasm.c | [all...] |
/external/mesa3d/src/gallium/drivers/ilo/core/ |
ilo_state_shader.c | 200 uint32_t dw2, dw3, dw4, dw5; local 219 dw3 = ff.per_thread_scratch_space << 240 vs->vs[1] = dw3; 389 uint32_t dw2, dw3, dw4, dw5; local 405 dw3 = ff.per_thread_scratch_space << 426 ds->ds[1] = dw3; 520 uint32_t dw2, dw3, dw4, dw5, dw6; local 533 dw3 = ff.per_thread_scratch_space << 569 gs->gs[1] = dw3; 598 uint32_t dw2, dw3, dw4, dw5 local [all...] |
ilo_state_raster.c | 65 uint32_t dw1, dw2, dw3; local 131 dw3 = 0x1 << GEN6_CLIP_DW3_MIN_POINT_WIDTH__SHIFT | 136 dw3 |= GEN6_CLIP_DW3_FORCE_RTAINDEX_ZERO; 141 rs->clip[2] = dw3; 313 uint32_t dw1, dw2, dw3; local 389 dw3 = GEN7_SF_DW3_TRUE_AA_LINE_DISTANCE | 394 dw3 |= GEN7_SF_DW3_LINE_LAST_PIXEL_ENABLE; 397 dw3 |= 0 << GEN7_SF_DW3_TRI_PROVOKE__SHIFT | 401 dw3 |= 2 << GEN7_SF_DW3_TRI_PROVOKE__SHIFT | 408 dw3 |= GEN7_SF_DW3_USE_POINT_WIDTH 442 uint32_t dw1, dw2, dw3; local [all...] |
ilo_state_sampler.c | 330 uint32_t dw0, dw1, dw3; local 441 dw3 = info->max_anisotropy << GEN6_SAMPLER_DW3_MAX_ANISO__SHIFT; 445 dw3 |= GEN6_SAMPLER_DW3_U_MIN_ROUND | 450 dw3 |= GEN6_SAMPLER_DW3_U_MAG_ROUND | 456 dw3 |= GEN7_SAMPLER_DW3_TRIQUAL_FULL | 462 dw3 |= GEN7_SAMPLER_DW3_NON_NORMALIZED_COORD; 465 dw3 |= GEN6_SAMPLER_DW3_NON_NORMALIZED_COORD; 471 sampler->sampler[2] = dw3;
|
ilo_state_surface.c | 37 uint32_t dw0, dw3; local 61 dw3 = GEN6_TILING_X << GEN6_SURFACE_DW3_TILING__SHIFT; 67 surf->surface[3] = dw3; 322 uint32_t dw0, dw1, dw2, dw3; local 344 dw3 = depth << GEN6_SURFACE_DW3_DEPTH__SHIFT | 351 surf->surface[3] = dw3; 367 uint32_t dw0, dw1, dw2, dw3, dw7; local 393 dw3 = GEN_SHIFT32(depth, GEN7_SURFACE_DW3_DEPTH) | 408 surf->surface[3] = dw3; 926 uint32_t dw0, dw2, dw3, dw4, dw5 local 1017 uint32_t dw0, dw1, dw2, dw3, dw4, dw5, dw7; local [all...] |
ilo_state_shader_ps.c | 426 uint32_t dw2, dw3, dw4, dw5, dw6; local 436 dw3 = ff->per_thread_scratch_space << 473 ps->ps[1] = dw3; 525 uint32_t dw2, dw3, dw4, dw5; local 535 dw3 = ff->per_thread_scratch_space << 569 ps->ps[3] = dw3; 585 uint32_t dw3, dw4, dw6, dw7; local 593 dw3 = GEN6_THREADDISP_VME | 598 dw3 |= GEN6_THREADDISP_FP_MODE_ALT; 620 ps->ps[0] = dw3; [all...] |
ilo_state_zs.c | 389 uint32_t dw1, dw2, dw3, dw4; local 413 dw3 = height << GEN6_DEPTH_DW3_HEIGHT__SHIFT | 424 zs->depth[2] = dw3; 438 uint32_t dw1, dw2, dw3, dw4, dw6; local 464 dw3 = height << GEN7_DEPTH_DW3_HEIGHT__SHIFT | 481 zs->depth[2] = dw3;
|
ilo_state_compute.c | 376 uint32_t dw0, dw2, dw3, dw4, dw5, dw6; local 393 dw3 = surface_count << GEN6_IDRT_DW3_BINDING_TABLE_SIZE__SHIFT; 447 compute->idrt[i][2] = dw3;
|
ilo_state_sbe.c | 224 uint32_t dw1, dw2, dw3; local 260 dw3 = info->const_interp_enables; 265 sbe->sbe[2] = dw3;
|
/external/mesa3d/src/gallium/drivers/ilo/shader/ |
toy_compiler_disasm.c | 402 uint32_t dw2, uint32_t dw3) 434 inst->u.imm64 = dw3; 438 inst->u.imm64 = (uint64_t) dw2 << 32 | dw3; 448 const uint32_t dw = (i == 0) ? dw2 : dw3; 629 uint32_t dw2, uint32_t dw3) 631 const uint64_t qw = (uint64_t) dw3 << 32 | dw2; 690 * - DW3 is reserved unless Source 0 is an immediate [all...] |