/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
Makefile | 15 BUILT_SOURCES = X86GenRegisterInfo.inc X86GenInstrInfo.inc \ 16 X86GenAsmWriter.inc X86GenAsmMatcher.inc \ 17 X86GenAsmWriter1.inc X86GenDAGISel.inc \ 18 X86GenDisassemblerTables.inc X86GenFastISel.inc \ 19 X86GenCallingConv.inc X86GenSubtargetInfo.inc \ [all...] |
/external/llvm/test/DebugInfo/Inputs/ |
macho-universal.cc | 4 int inc(int x) { function 9 return inc(argc);
|
/external/llvm/test/tools/llvm-symbolizer/ |
print_context.c | 7 int inc(int a) { function 12 printf("%p\n", inc); 16 // CHECK: inc 20 // CHECK: 7 >: int inc
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
Makefile | 15 BUILT_SOURCES = PPCGenRegisterInfo.inc \ 16 PPCGenAsmWriter.inc PPCGenCodeEmitter.inc \ 17 PPCGenInstrInfo.inc PPCGenDAGISel.inc \ 18 PPCGenSubtargetInfo.inc PPCGenCallingConv.inc \ 19 PPCGenMCCodeEmitter.inc
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/z8k/ |
incf.s | 2 inc r0,#17
|
inc.s | 3 inc r0,#16
|
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/ |
Makefile | 14 BUILT_SOURCES = MBlazeGenRegisterInfo.inc MBlazeGenInstrInfo.inc \ 15 MBlazeGenAsmWriter.inc \ 16 MBlazeGenDAGISel.inc MBlazeGenAsmMatcher.inc \ 17 MBlazeGenCodeEmitter.inc MBlazeGenCallingConv.inc \ 18 MBlazeGenSubtargetInfo.inc MBlazeGenIntrinsics.inc \ 19 MBlazeGenEDInfo.inc [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
Makefile | 15 BUILT_SOURCES = ARMGenRegisterInfo.inc ARMGenInstrInfo.inc \ 16 ARMGenAsmWriter.inc ARMGenAsmMatcher.inc \ 17 ARMGenDAGISel.inc ARMGenSubtargetInfo.inc \ 18 ARMGenCodeEmitter.inc ARMGenCallingConv.inc \ 19 ARMGenEDInfo.inc ARMGenFastISel.inc ARMGenMCCodeEmitter.inc [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/Blackfin/ |
Makefile | 15 BUILT_SOURCES = BlackfinGenRegisterInfo.inc BlackfinGenInstrInfo.inc \ 16 BlackfinGenAsmWriter.inc \ 17 BlackfinGenDAGISel.inc BlackfinGenSubtargetInfo.inc \ 18 BlackfinGenCallingConv.inc BlackfinGenIntrinsics.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
Makefile | 13 BUILT_SOURCES = SPUGenInstrInfo.inc SPUGenRegisterInfo.inc \ 14 SPUGenAsmWriter.inc SPUGenCodeEmitter.inc \ 15 SPUGenDAGISel.inc \ 16 SPUGenSubtargetInfo.inc SPUGenCallingConv.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/Mips/ |
Makefile | 15 BUILT_SOURCES = MipsGenRegisterInfo.inc MipsGenInstrInfo.inc \ 16 MipsGenAsmWriter.inc MipsGenCodeEmitter.inc \ 17 MipsGenDAGISel.inc MipsGenCallingConv.inc \ 18 MipsGenSubtargetInfo.inc
|
/external/antlr/antlr-3.4/runtime/C/src/ |
antlr3encodings.c | 43 /// \param[in] inc Input character to transform from 8 bit form. 47 ANTLR3_UCHAR antlr3c8toAntlrc(ANTLR3_INT8 inc) 49 return (ANTLR3_UCHAR)(inc);
|
/external/swiftshader/third_party/LLVM/lib/Target/Alpha/ |
Makefile | 15 BUILT_SOURCES = AlphaGenRegisterInfo.inc AlphaGenInstrInfo.inc \ 16 AlphaGenAsmWriter.inc AlphaGenDAGISel.inc \ 17 AlphaGenCallingConv.inc AlphaGenSubtargetInfo.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/MSP430/ |
Makefile | 15 BUILT_SOURCES = MSP430GenRegisterInfo.inc MSP430GenInstrInfo.inc \ 16 MSP430GenAsmWriter.inc \ 17 MSP430GenDAGISel.inc MSP430GenCallingConv.inc \ 18 MSP430GenSubtargetInfo.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
Makefile | 15 BUILT_SOURCES = SparcGenRegisterInfo.inc SparcGenInstrInfo.inc \ 16 SparcGenAsmWriter.inc SparcGenDAGISel.inc \ 17 SparcGenSubtargetInfo.inc SparcGenCallingConv.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
Makefile | 15 BUILT_SOURCES = SystemZGenRegisterInfo.inc SystemZGenInstrInfo.inc \ 16 SystemZGenAsmWriter.inc SystemZGenDAGISel.inc \ 17 SystemZGenSubtargetInfo.inc SystemZGenCallingConv.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/XCore/ |
Makefile | 15 BUILT_SOURCES = XCoreGenRegisterInfo.inc XCoreGenInstrInfo.inc \ 16 XCoreGenAsmWriter.inc \ 17 XCoreGenDAGISel.inc XCoreGenCallingConv.inc \ 18 XCoreGenSubtargetInfo.inc
|
/external/swiftshader/third_party/LLVM/lib/Target/PTX/ |
Makefile | 15 BUILT_SOURCES = PTXGenAsmWriter.inc \ 16 PTXGenDAGISel.inc \ 17 PTXGenInstrInfo.inc \ 18 PTXGenRegisterInfo.inc \ 19 PTXGenSubtargetInfo.inc
|
/hardware/intel/img/psb_headers/ |
Android.mk | 14 DRM/cc54/inc/sepdrm.h \ 15 DRM/cc54/inc/drm_common_api.h \ 16 DRM/cc54/inc/drm_error.h \ 17 DRM/cc54/inc/pr_drm_api.h \ 18 DRM/cc54/inc/wv_drm_api.h \ 19 DRM/cc54/inc/wv_fkp.h \ 20 DRM/cc54/inc/wv_mod_drm_api.h \ 21 DRM/cc54/inc/wv_mod_drm_error.h \ 22 DRM/cc54/inc/wv_mod_oem_crypto.h
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/h8300/ |
incdec.s | 4 inc r0l
|
incdech.s | 9 inc.b r0l 10 inc.w #1,r0 11 inc.w #2,r0 12 inc.l #1,er0 13 inc.l #2,er0
|
incdecs.s | 9 inc.b r0l 10 inc.w #1,r0 11 inc.w #2,r0 12 inc.l #1,er0 13 inc.l #2,er0
|
/external/aac/libSBRenc/src/ |
sbr_misc.cpp | 95 INT inc = 1; local 98 inc = 3 * inc + 1; 99 while (inc <= n); 102 inc = inc / 3; 103 for (i = inc + 1; i <= n; i++) { 106 while (in[j-inc-1] > v) { 107 in[j-1] = in[j-inc-1]; 108 j -= inc; 123 INT inc = 1; local [all...] |
/hardware/intel/common/wrs_omxil_core/ |
Android.mk | 9 core/inc/khronos/openmax/include/OMX_IntelErrorTypes.h \ 10 core/inc/khronos/openmax/include/OMX_IntelIndexExt.h \ 11 core/inc/khronos/openmax/include/OMX_IntelVideoExt.h 18 base/inc/cmodule.h \ 19 base/inc/componentbase.h \ 20 base/inc/portaudio.h \ 21 base/inc/portbase.h \ 22 base/inc/portimage.h \ 23 base/inc/portother.h \ 24 base/inc/portvideo.h [all...] |
/device/google/contexthub/firmware/build/ |
config_internal.mk | 18 $(NANOHUB_OS_PATH)/os/inc \ 19 $(NANOHUB_OS_PATH)/os/platform/$(AUX_ARCH)/inc \ 20 $(NANOHUB_OS_PATH)/os/cpu/$(AUX_CPU)/inc \ 22 $(NANOHUB_OS_PATH)/../inc \
|