HomeSort by relevance Sort by last modified time
    Searched refs:reg_base (Results 1 - 7 of 7) sorted by null

  /toolchain/binutils/binutils-2.25/opcodes/
nios2-dis.c 253 struct nios2_reg *reg_base; local
268 reg_base = nios2_regs;
273 reg_base = nios2_coprocessor_regs ();
275 reg_base = nios2_regs;
281 (*info->fprintf_func) (info->stream, "%s", reg_base[i].name);
291 reg_base = nios2_regs;
295 reg_base = nios2_regs;
300 reg_base = nios2_coprocessor_regs ();
302 reg_base = nios2_regs;
308 (*info->fprintf_func) (info->stream, "%s", reg_base[i].name)
    [all...]
tic6x-dis.c 807 unsigned int reg_base = 0; local
917 reg_base = 16;
929 snprintf (operands[op_num], 24, "%c%u", reg_side, reg_base + fld_val);
935 snprintf (operands[op_num], 24, "%c%u", reg_side, reg_base + fld_val);
946 snprintf (operands[op_num], 24, "b%u", reg_base + fld_val);
957 snprintf (operands[op_num], 24, "%c%u", reg_side, reg_base + fld_val);
963 snprintf (operands[op_num], 24, "%c%u", reg_side, reg_base + fld_val);
972 reg_side, reg_base + fld_val + 1,
973 reg_side, reg_base + fld_val);
982 reg_side, reg_base + fld_val + 1
    [all...]
  /external/python/cpython2/Modules/_ctypes/libffi/src/avr32/
ffi.c 72 char *reg_base = stack; local
82 *(void**)reg_base = ecif->rvalue;
111 addr = reg_base + (index * 4);
118 addr = reg_base + 4;
123 addr = reg_base + 12;
166 printf("r%d: 0x%08x\n", 12 - i, ((unsigned int*)reg_base)[i]);
275 register char *reg_base = stack; local
290 *rvalue = *(void **)reg_base;
320 *p_argv = (void*)reg_base + (index * 4);
327 *p_argv = (void*)reg_base + 4
    [all...]
  /art/compiler/debug/dwarf/
debug_frame_opcode_writer.h 83 void ALWAYS_INLINE RelOffsetForMany(Reg reg_base, int offset,
92 RelOffset(Reg(reg_base.num() + i), offset);
99 void ALWAYS_INLINE RestoreMany(Reg reg_base, uint32_t reg_mask) {
106 Restore(Reg(reg_base.num() + i));
  /external/mesa3d/src/gallium/drivers/radeonsi/
si_perfcounter.c 533 unsigned reg_base = regs->select0; local
538 radeon_set_uconfig_reg_seq(cs, reg_base, reg_count);
548 reg_base -= (reg_count - 1) * 4;
549 radeon_set_uconfig_reg_seq(cs, reg_base, reg_count);
  /external/vixl/src/aarch64/
macro-assembler-aarch64.cc 2302 Register reg_base = scratch_scope->AcquireX(); local
2315 Register reg_base = scratch_scope->AcquireX(); local
    [all...]
  /external/vixl/test/aarch64/
test-assembler-aarch64.cc 13805 Register reg_base = x20; local
    [all...]

Completed in 388 milliseconds