/toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/ |
programmer-friendly.s | 38 uxth x7, w27 50 adds x0, sp, x0, uxth #4
|
bitfield-alias.s | 74 bf_32r uxth 75 bf_64x uxth
|
programmer-friendly.d | 14 14: 53003f67 uxth w7, w27 17 20: ab2033e0 adds x0, sp, w0, uxth #4
|
addsub.d | 15 1c: 0b2120f0 add w16, w7, w1, uxth 16 20: 0b2120f0 add w16, w7, w1, uxth 17 24: 0b2124f0 add w16, w7, w1, uxth #1 18 28: 0b2128f0 add w16, w7, w1, uxth #2 19 2c: 0b212cf0 add w16, w7, w1, uxth #3 20 30: 0b2130f0 add w16, w7, w1, uxth #4 69 f4: 0b2123f0 add w16, wsp, w1, uxth 70 f8: 0b2123f0 add w16, wsp, w1, uxth 71 fc: 0b2127f0 add w16, wsp, w1, uxth #1 72 100: 0b212bf0 add w16, wsp, w1, uxth # [all...] |
shifted.s | 117 op3_64x \op, uxth 128 op3_32x \op, uxth 139 op2_64x \op, uxth 150 op2_32x \op, uxth
|
shifted.d | 346 548: 8b232041 add x1, x2, w3, uxth 347 54c: 8b232441 add x1, x2, w3, uxth #1 348 550: 8b232841 add x1, x2, w3, uxth #2 349 554: 8b232c41 add x1, x2, w3, uxth #3 350 558: 8b233041 add x1, x2, w3, uxth #4 404 630: 0b232041 add w1, w2, w3, uxth 405 634: 0b232441 add w1, w2, w3, uxth #1 406 638: 0b232841 add w1, w2, w3, uxth #2 407 63c: 0b232c41 add w1, w2, w3, uxth #3 408 640: 0b233041 add w1, w2, w3, uxth # [all...] |
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
thumbv6.s | 16 uxth r3, r4
|
thumbv6.d | 18 0+014 <[^>]*> b2a3 * uxth r3, r4
|
archv6.s | 207 uxth r2, r5 208 uxth r2, r5, ROR #8
|
t16-bad.l | 34 [^:]*:46: Error: lo register required -- `uxth r8,r0' 35 [^:]*:46: Error: lo register required -- `uxth r0,r8' 36 [^:]*:46: Error: Thumb encoding does not support rotation -- `uxth r0,r1,ror#8'
|
archv6.d | 210 0+328 <[^>]*> e6ff2075 ? uxth r2, r5 211 0+32c <[^>]*> e6ff2475 ? uxth r2, r5, ror #8
|
thumb2_bad_reg.s | 979 @ UXTH 980 uxth r13, r0 981 uxth r15, r0 982 uxth r0, r13 983 uxth r0, r15
|
thumb32.s | 746 uxth r1, r2 747 uxth r8, r9
|
/device/linaro/bootloader/edk2/MdePkg/Library/BaseSynchronizationLib/AArch64/ |
Synchronization.S | 50 uxth w1, w1
51 uxth w2, w2
|
/external/llvm/test/MC/ARM/ |
thumb.s | 34 uxth r3, r6 36 @ CHECK: uxth r3, r6 @ encoding: [0xb3,0xb2]
|
basic-thumb-instructions.s | 656 @ UXTB/UXTH 659 uxth r1, r4 662 @ CHECK: uxth r1, r4 @ encoding: [0xa1,0xb2]
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
thumb.s | 34 uxth r3, r6 36 @ CHECK: uxth r3, r6 @ encoding: [0xb3,0xb2]
|
basic-thumb-instructions.s | 605 @ UXTB/UXTH 608 uxth r1, r4 611 @ CHECK: uxth r1, r4 @ encoding: [0xa1,0xb2]
|
/device/linaro/bootloader/edk2/ArmPkg/Library/CompilerIntrinsicsLib/Arm/ |
ctzsi2.S | 20 uxth r3, r0
|
/external/llvm/test/MC/AArch64/ |
arm64-arithmetic-encoding.s | 171 add w1, w2, w3, uxth 180 ; CHECK: add w1, w2, w3, uxth ; encoding: [0x41,0x20,0x23,0x0b] 189 add x1, x2, w3, uxth 196 ; CHECK: add x1, x2, w3, uxth ; encoding: [0x41,0x20,0x23,0x8b] 215 sub w1, w2, w3, uxth 224 ; CHECK: sub w1, w2, w3, uxth ; encoding: [0x41,0x20,0x23,0x4b] 233 sub x1, x2, w3, uxth 240 ; CHECK: sub x1, x2, w3, uxth ; encoding: [0x41,0x20,0x23,0xcb] 259 adds w1, w2, w3, uxth 268 ; CHECK: adds w1, w2, w3, uxth ; encoding: [0x41,0x20,0x23,0x2b [all...] |
basic-a64-instructions.s | 19 add x20, sp, w19, uxth 27 // CHECK: add x20, sp, w19, uxth // encoding: [0xf4,0x23,0x33,0x8b] 37 add w21, w15, w17, uxth 45 // CHECK: add w21, w15, w17, uxth // encoding: [0xf5,0x21,0x31,0x0b] 55 add x7, x11, w13, uxth #4 59 // CHECK: add x7, x11, w13, uxth #4 // encoding: [0x67,0x31,0x2d,0x8b] 65 sub x20, sp, w19, uxth #4 73 // CHECK: sub x20, sp, w19, uxth #4 // encoding: [0xf4,0x33,0x33,0xcb] 82 sub w21, w15, w17, uxth 90 // CHECK: sub w21, w15, w17, uxth // encoding: [0xf5,0x21,0x31,0x4b [all...] |
arm64-aliases.s | 88 cmp x2, w3, uxth #2 101 ; CHECK: cmp x2, w3, uxth #2 ; encoding: [0x5f,0x28,0x23,0xeb] 318 uxth w1, w2 323 ; CHECK: uxth w1, w2 329 uxth x1, w2 336 ; CHECK: uxth w1, w2
|
/external/valgrind/none/tests/arm64/ |
integer.stdout.exp | [all...] |
/external/v8/src/arm/ |
disasm-arm.cc | [all...] |
/external/vixl/test/aarch32/ |
test-assembler-cond-rd-operand-rn-t32.cc | 65 M(uxth) 349 #include "aarch32/traces/assembler-cond-rd-operand-rn-t32-uxth.h"
|