/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
armv8-a+simd.s | 32 vrintm.f32 d15, d15 38 vrintm.f32 q7, q7 70 vrintm.f32 d15, d15 76 vrintm.f32 q7, q7
|
armv8-a+fp.s | 45 vrintm.f32 s31, s31 52 vrintm.f64 d31, d31 101 vrintm.f32 s31, s31 108 vrintm.f64 d31, d31
|
armv8-a+simd.d | 34 0[0-9a-f]+ <[^>]+> f3baf68f vrintm.f32 d15, d15 40 0[0-9a-f]+ <[^>]+> f3bae6ce vrintm.f32 q7, q7 70 0[0-9a-f]+ <[^>]+> ffba f68f vrintm.f32 d15, d15 76 0[0-9a-f]+ <[^>]+> ffba e6ce vrintm.f32 q7, q7
|
armv8-a+fp.d | 46 0[0-9a-f]+ <[^>]+> fefbfa6f vrintm.f32 s31, s31 53 0[0-9a-f]+ <[^>]+> fefbfb6f vrintm.f64 d31, d31 100 0[0-9a-f]+ <[^>]+> fefb fa6f vrintm.f32 s31, s31 107 0[0-9a-f]+ <[^>]+> fefb fb6f vrintm.f64 d31, d31
|
/external/llvm/test/MC/ARM/ |
directive-arch_extension-simd.s | 111 vrintm.f32 s0, s0 113 vrintm.f64 d0, d0 115 vrintm.f32.f32 s0, s0 117 vrintm.f64.f64 d0, d0 219 vrintm.f32 s0, s0 221 vrintm.f64 d0, d0 223 vrintm.f32.f32 s0, s0 225 vrintm.f64.f64 d0, d0
|
neon-v8.s | 64 vrintm.f32 d3, d0 65 @ CHECK: vrintm.f32 d3, d0 @ encoding: [0x80,0x36,0xba,0xf3] 66 vrintm.f32 q1, q4 67 @ CHECK: vrintm.f32 q1, q4 @ encoding: [0xc8,0x26,0xba,0xf3]
|
thumb-neon-v8.s | 64 vrintm.f32 d3, d0 65 @ CHECK: vrintm.f32 d3, d0 @ encoding: [0xba,0xff,0x80,0x36] 66 vrintm.f32 q1, q4 67 @ CHECK: vrintm.f32 q1, q4 @ encoding: [0xba,0xff,0xc8,0x26]
|
directive-arch_extension-fp.s | 139 vrintm.f32 s0, s0 141 vrintm.f64 d0, d0 143 vrintm.f32.f32 s0, s0 145 vrintm.f64.f64 d0, d0 275 vrintm.f32 s0, s0 277 vrintm.f64 d0, d0 279 vrintm.f32.f32 s0, s0 281 vrintm.f64.f64 d0, d0
|
fp-armv8.s | 121 vrintm.f64 d3, d4 122 @ CHECK: vrintm.f64 d3, d4 @ encoding: [0x44,0x3b,0xbb,0xfe] 123 vrintm.f32 s12, s1 124 @ CHECK: vrintm.f32 s12, s1 @ encoding: [0x60,0x6a,0xbb,0xfe]
|
thumb-fp-armv8.s | 127 vrintm.f64 d3, d4 128 @ CHECK: vrintm.f64 d3, d4 @ encoding: [0xbb,0xfe,0x44,0x3b] 129 vrintm.f32 s12, s1 130 @ CHECK: vrintm.f32 s12, s1 @ encoding: [0xbb,0xfe,0x60,0x6a]
|
fullfp16.s | 193 vrintm.f16 s12, s1 194 @ ARM: vrintm.f16 s12, s1 @ encoding: [0x60,0x69,0xbb,0xfe] 195 @ THUMB: vrintm.f16 s12, s1 @ encoding: [0xbb,0xfe,0x60,0x69]
|
fullfp16-neg.s | 143 vrintm.f16 s12, s1
|
fullfp16-neon-neg.s | 266 vrintm.f16.f16 d0, d1 267 vrintm.f16.f16 q0, q1
|
fullfp16-neon.s | 371 vrintm.f16.f16 d0, d1 372 vrintm.f16.f16 q0, q1 373 @ ARM: vrintm.f16 d0, d1 @ encoding: [0x81,0x06,0xb6,0xf3] 374 @ ARM: vrintm.f16 q0, q1 @ encoding: [0xc2,0x06,0xb6,0xf3] 375 @ THUMB: vrintm.f16 d0, d1 @ encoding: [0xb6,0xff,0x81,0x06] 376 @ THUMB: vrintm.f16 q0, q1 @ encoding: [0xb6,0xff,0xc2,0x06]
|
diagnostics.s | 476 vrintm.f64 d12, d13
|
/external/valgrind/none/tests/arm/ |
v8fpsimd_a.stdout.exp | [all...] |
v8fpsimd_t.stdout.exp | [all...] |
/external/v8/src/arm/ |
assembler-arm.h | [all...] |
assembler-arm.cc | 3786 void Assembler::vrintm(const SwVfpRegister dst, const SwVfpRegister src) { function in class:v8::internal::Assembler 3800 void Assembler::vrintm(const DwVfpRegister dst, const DwVfpRegister src) { function in class:v8::internal::Assembler [all...] |
/external/vixl/src/aarch32/ |
disasm-aarch32.h | [all...] |
assembler-aarch32.h | [all...] |
disasm-aarch32.cc | 6224 void Disassembler::vrintm(DataType dt1, function in class:vixl::aarch32::Disassembler 6232 void Disassembler::vrintm(DataType dt1, function in class:vixl::aarch32::Disassembler 6240 void Disassembler::vrintm(DataType dt1, function in class:vixl::aarch32::Disassembler [all...] |
assembler-aarch32.cc | 22994 void Assembler::vrintm(DataType dt1, DataType dt2, DRegister rd, DRegister rm) { function in class:vixl::aarch32::Assembler 23025 void Assembler::vrintm(DataType dt1, DataType dt2, QRegister rd, QRegister rm) { function in class:vixl::aarch32::Assembler 23045 void Assembler::vrintm(DataType dt1, DataType dt2, SRegister rd, SRegister rm) { function in class:vixl::aarch32::Assembler [all...] |
macro-assembler-aarch32.h | [all...] |
/external/v8/src/compiler/arm/ |
code-generator-arm.cc | [all...] |