/external/swiftshader/third_party/LLVM/test/CodeGen/X86/ |
vec_set-5.ll | 9 %tmp9 = insertelement <4 x float> %tmp8, float 0.000000e+00, i32 3 ; <<4 x float>> [#uses=1]
10 ret <4 x float> %tmp9
17 %tmp9 = insertelement <4 x float> %tmp8, float 0.000000e+00, i32 3 ; <<4 x float>> [#uses=1]
18 ret <4 x float> %tmp9
|
/external/llvm/test/Analysis/ScalarEvolution/ |
pr24757.ll | 32 %tmp9 = sext i8 %tmp2 to i32 33 call void @use(i32 %tmp9)
|
pr3909.ll | 19 %j.0 = phi i64 [ %tmp2, %whilebody ], [ %tmp9, %whilebody4 ] ; <i64> [#uses=2] 24 %tmp9 = add i64 %j.0, 1 ; <i64> [#uses=1]
|
/external/llvm/test/CodeGen/AMDGPU/ |
coalescer_distribute.ll | 19 %tmp9 = phi i64 [ %tmp7, %bb6 ], [ undef, %bb2 ] 30 %tmp21 = phi i64 [ undef, %bb17 ], [ %tmp9, %bb11 ]
|
/external/llvm/test/CodeGen/ARM/ |
2007-03-07-CombinerCrash.ll | 13 %tmp9 = shl i32 %tmp7, 0 ; <i32> [#uses=1] 14 %tmp11 = or i32 %tmp9, 0 ; <i32> [#uses=1]
|
2010-06-11-vmovdrr-bitcast.ll | 12 %tmp9 = trunc i128 %tmp8 to i64 ; <i64> [#uses=1] 14 %tmp20.i = bitcast i64 %tmp9 to <8 x i8> ; <<8 x i8>> [#uses=1]
|
fast-isel-shift-materialize.ll | 17 define i32 @test(i32 %tmp3, i32 %tmp9) #0 { 20 %tmp10 = lshr i32 %tmp9, 2
|
/external/llvm/test/CodeGen/PowerPC/ |
2006-12-07-LargeAlloca.ll | 18 %tmp9.i = getelementptr [256 x i32], [256 x i32]* %RMask.i, i32 0, i64 %gep.upgrd.1 ; <i32*> [#uses=1] 19 store i32 0, i32* %tmp9.i
|
mem-rr-addr-mode.ll | 14 %tmp9 = fadd <4 x float> %tmp5, %tmp8 ; <<4 x float>> [#uses=1] 15 store <4 x float> %tmp9, <4 x float>* %a
|
pr16556.ll | 18 %tmp9 = fptosi ppc_fp128 undef to i64 19 ret i64 %tmp9
|
/external/llvm/test/CodeGen/X86/ |
2006-07-31-SingleRegClass.ll | 8 %tmp9.i.i = call i32 asm sideeffect "push %ebp\0Apush %ebx\0Amovl 4($2),%ebp\0Amovl 0($2), %ebx\0Amovl $1,%eax\0Aint $$0x80\0Apop %ebx\0Apop %ebp", "={ax},i,0,{cx},{dx},{si},{di}"( i32 192, i32 %__s.i.i, i32 %tmp5.i.i, i32 %tmp6.i.i, i32 %tmp7.i.i, i32 %tmp8.i.i ) ; <i32> [#uses=1] 9 ret i32 %tmp9.i.i
|
2008-01-08-IllegalCMP.ll | 9 %tmp9 = icmp slt i64 %w.0, 0 ; <i1> [#uses=1] 10 br i1 %tmp9, label %bb12, label %bb13
|
2009-03-09-APIntCrash.ll | 12 %tmp9 = mul i128 %tmp15, 18446744073709551616000 ; <i128> [#uses=1] 16 %retval.0 = phi i128 [ %tmp9, %if.then ], [ undef, %entry ] ; <i128> [#uses=0]
|
commute-intrinsic.ll | 11 %tmp9 = bitcast <2 x i64> %tmp2 to <8 x i16> ; <<8 x i16>> [#uses=1] 12 %tmp11 = tail call <4 x i32> @llvm.x86.sse2.pmadd.wd( <8 x i16> %tmp9, <8 x i16> %tmp6 ) nounwind readnone ; <<4 x i32>> [#uses=1]
|
i386-setjmp-pic.ll | 19 %tmp9 = call i32 @llvm.eh.sjlj.setjmp(i8* %tmp) 20 ret i32 %tmp9
|
sse-only.ll | 17 %tmp9 = shufflevector <2 x double> %tmp3, <2 x double> %tmp7, <2 x i32> < i32 2, i32 1 > 18 store <2 x double> %tmp9, <2 x double>* %r, align 16
|
vec_set-F.ll | 24 %tmp9 = insertelement <2 x double> %tmp8, double 0.000000e+00, i32 1 25 %tmp11 = bitcast <2 x double> %tmp9 to <2 x i64>
|
/external/llvm/test/Transforms/InstCombine/ |
shufflevec-constant.ll | 15 %tmp9 = shufflevector <4 x float> zeroinitializer, <4 x float> %tmp8, <4 x i32> <i32 0, i32 1, i32 4, i32 5> 16 ret <4 x float> %tmp9
|
/external/llvm/test/Transforms/TailCallElim/ |
reorder_load.ll | 32 %tmp9 = load i32, i32* %a_arg ; <i32> [#uses=1] 33 %tmp10 = add i32 %tmp9, %tmp8 ; <i32> [#uses=1] 63 %tmp9 = load i32, i32* @global ; <i32> [#uses=1] 64 %tmp10 = add i32 %tmp9, %tmp8 ; <i32> [#uses=1] 87 %tmp9 = load i32, i32* @extern_weak_global ; <i32> [#uses=1] 88 %tmp10 = add i32 %tmp9, %tmp8 ; <i32> [#uses=1] 144 %tmp9 = load i32, i32* %a_arg ; <i32> [#uses=1] 145 %tmp10 = add i32 %tmp9, %tmp8 ; <i32> [#uses=1]
|
/external/swiftshader/third_party/LLVM/test/Analysis/ScalarEvolution/ |
pr3909.ll | 19 %j.0 = phi i64 [ %tmp2, %whilebody ], [ %tmp9, %whilebody4 ] ; <i64> [#uses=2] 24 %tmp9 = add i64 %j.0, 1 ; <i64> [#uses=1]
|
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/ |
2007-03-07-CombinerCrash.ll | 13 %tmp9 = shl i32 %tmp7, 0 ; <i32> [#uses=1]
14 %tmp11 = or i32 %tmp9, 0 ; <i32> [#uses=1]
|
2010-06-11-vmovdrr-bitcast.ll | 12 %tmp9 = trunc i128 %tmp8 to i64 ; <i64> [#uses=1] 14 %tmp20.i = bitcast i64 %tmp9 to <8 x i8> ; <<8 x i8>> [#uses=1]
|
/external/swiftshader/third_party/LLVM/test/CodeGen/PowerPC/ |
2006-10-11-combiner-aa-regression.ll | 15 %tmp9 = fadd double %tmp7, %y ; <double> [#uses=1]
16 store double %tmp9, double* %tmp6
|
2006-12-07-LargeAlloca.ll | 17 %tmp9.i = getelementptr [256 x i32]* %RMask.i, i32 0, i64 %gep.upgrd.1 ; <i32*> [#uses=1]
18 store i32 0, i32* %tmp9.i
|
mem-rr-addr-mode.ll | 14 %tmp9 = fadd <4 x float> %tmp5, %tmp8 ; <<4 x float>> [#uses=1]
15 store <4 x float> %tmp9, <4 x float>* %a
|