/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Ufs/UfsBlockIoPei/ |
UfsHci.h | 75 #define UFS_HC_CAP_NUTRS (BIT0 | BIT1 | BIT2 | BIT3 | BIT4)
[all...] |
UfsHci.c | 336 ASSERT (((UINTN)Buffer & (BIT0 | BIT1)) == 0);
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/ |
UfsPassThruHci.h | 75 #define UFS_HC_CAP_NUTRS (BIT0 | BIT1 | BIT2 | BIT3 | BIT4)
[all...] |
UfsPassThruHci.c | 407 ASSERT (((UINTN)Buffer & (BIT0 | BIT1)) == 0);
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Usb/UsbKbDxe/ |
EfiKey.c | 235 if ((EndpointDescriptor.Attributes & (BIT0 | BIT1)) == USB_ENDPOINT_INTERRUPT) {
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Universal/Disk/PartitionDxe/ |
Gpt.c | 726 if ((Entry->Attributes & BIT1) != 0) {
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkSouthCluster/Library/I2cLib/ |
I2cLib.c | 114 // Enable Bus Master(Bit2), MMIO Space(Bit1) & I/O Space(Bit0)
356 Data |= BIT1;
|
/device/linaro/bootloader/edk2/SourceLevelDebugPkg/Library/DebugCommunicationLibUsb3/ |
DebugCommunicationLibUsb3Common.c | 733 XhcSetDebugRegBit (Handle, XHC_DC_DCCTRL, BIT1|BIT31);
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformPei/ |
Platform.c | 1126 do { StsReg = (UINT8) IoRead8(SmbusBase+0); } while ((StsReg & (BIT4|BIT3|BIT2|BIT1)) == 0);
[all...] |
/external/syslinux/gpxe/src/drivers/net/ |
wlan_compat.h | 197 #define BIT1 0x00000002
|
/device/linaro/bootloader/edk2/ArmPkg/Library/ArmDisassemblerLib/ |
ThumbDisassembler.c | 645 AsciiSPrint (&Buf[Offset], Size - Offset, "%a %a%a%a", imod ? "ID":"IE", ((OpCode & BIT2) == 0) ? "":"a", ((OpCode & BIT1) == 0) ? "":"i", ((OpCode & BIT0) == 0) ? "":"f");
677 Offset += AsciiSPrint (&Buf[Offset], Size - Offset, "%a%a%a", (Mask & BIT3)?"T":"E", (Mask & BIT2)?"T":"E", (Mask & BIT1)?"T":"E");
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/XhciDxe/ |
Xhci.c | 517 State &= ~ (BIT1 | BIT17 | BIT18 | BIT19 | BIT20 | BIT21 | BIT22 | BIT23);
634 State &= ~ (BIT1 | BIT17 | BIT18 | BIT19 | BIT20 | BIT21 | BIT22 | BIT23);
[all...] |
XhciSched.c | [all...] |
/device/linaro/bootloader/edk2/OptionRomPkg/AtapiPassThruDxe/ |
AtapiPassThru.c | 825 DeviceControlValue |= BIT1;
[all...] |
/device/linaro/bootloader/edk2/IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/ |
Atapi.c | 85 if ((StatusValue & BIT1) != 0) {
[all...] |
Ata.c | 1092 DeviceControl |= BIT1;
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Library/DxePrintLibPrint2Protocol/ |
PrintLib.c | [all...] |
/device/linaro/bootloader/edk2/QuarkPlatformPkg/Pci/Dxe/PciHostBridge/ |
PciHostBridge.c | [all...] |
/device/linaro/bootloader/edk2/MdePkg/Library/UefiDevicePathLib/ |
DevicePathFromText.c | [all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/IdeBusPei/ |
AtapiPeim.c | [all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Core/PiSmmCore/ |
SmramProfileRecord.c | 17 #define IS_SMRAM_PROFILE_ENABLED ((PcdGet8 (PcdMemoryProfilePropertyMask) & BIT1) != 0)
[all...] |
/device/linaro/bootloader/edk2/IntelFrameworkModulePkg/Csm/LegacyBiosDxe/ |
LegacyBootSupport.c | [all...] |
/device/linaro/bootloader/edk2/SourceLevelDebugPkg/Library/DebugAgent/DebugAgentCommon/ |
DebugAgent.c | 897 if ((ClearHwBreakpoint->IndexMask & BIT1) != 0) {
[all...] |