HomeSort by relevance Sort by last modified time
    Searched refs:a8 (Results 26 - 50 of 910) sorted by null

12 3 4 5 6 7 8 91011>>

  /external/swiftshader/third_party/LLVM/test/MC/ARM/
arm_word_directive.s 1 @ RUN: llvm-mc -mcpu=cortex-a8 -triple arm-unknown-unknown %s | FileCheck %s
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
addsw-bad.s 3 .cpu cortex-a8
vcvt.d 3 #as: -mcpu=cortex-a8 -mfpu=vfpv3
vstr-arm-bad.d 2 # as: -mfpu=vfp3 -mcpu=cortex-a8
vcvt-bad.d 4 #as: -mcpu=cortex-a8 -mfpu=vfpv3
  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-arm/
cortex-a8-arm-target.s 2 .cpu cortex-a8
cortex-a8-thumb-target.s 2 .cpu cortex-a8
  /external/r8/src/test/examples/shaking2/
SuperClass.java 13 public static void staticMethod2(int a1, int a2, int a3, int a4, int a5, int a6, int a7, int a8) {
14 System.out.println("SuperClass::staticMethod2: " + (a1 + a2 + a3 + a4 + a5 + a6 + a7 + a8));
25 public void virtualMethod2(int a1, int a2, int a3, int a4, int a5, int a6, int a7, int a8) {
26 System.out.println("SuperClass::virtualMethod2 " + (a1 + a2 + a3 + a4 + a5 + a6 + a7 + a8));
33 public void virtualMethod4(int a1, int a2, int a3, int a4, int a5, int a6, int a7, int a8) {
34 System.out.println("SuperClass::virtualMethod4 " + (a1 + a2 + a3 + a4 + a5 + a6 + a7 + a8));
UnusedSubclass.java 40 public void interfaceMethod5(int a1, int a2, int a3, int a4, int a5, int a6, int a7, int a8) {
41 System.out.println("SubClass1::interfaceMethod5 " + (a1 + a2 + a3 + a4 + a5 + a6 + a7 + a8));
  /external/clang/test/Sema/
attr-nonnull.c 4 int *a8, int *a9, int *a10, int *a11, int *a12, int *a13, int *a14,
  /external/llvm/test/CodeGen/ARM/
build-attributes-encoding.s 7 .cpu cortex-a8
  /external/valgrind/massif/tests/
deep.c 20 void a8 (int n) { a9 (n); } function
21 void a7 (int n) { a8 (n); }
  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-cris/
tls-gd-2h.d 15 filesz 0x0+1a8 memsz 0x0+1a8 flags r-x
16 LOAD off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*13
20 TLS off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*2
41 0+22a8 R_CRIS_DTP \*ABS\*\+0x0+80
tls-ld-6.d 15 filesz 0x0+1a8 memsz 0x0+1a8 flags r-x
16 LOAD off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*13
20 TLS off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*2
41 0+22a8 R_CRIS_DTPMOD \*ABS\*
tls-ld-5.d 15 filesz 0x0+1a8 memsz 0x0+1a8 flags r-x
16 LOAD off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*13
20 TLS off 0x0+1a8 vaddr 0x0+21a8 paddr 0x0+21a8 align 2\*\*2
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/xtensa/
jlong.d 10 # Skip instructions to load a8 since they will vary depending on whether
13 .*: .* jx a8
  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-mips-elf/
jalbal.d 12 .* 0c00802a jal .*200200a8 <s3>
14 .* 04117fff bal .*200200a8 <s3>
  /external/python/cpython2/Modules/_ctypes/libffi/testsuite/libffi.call/
cls_longdouble.c 24 long double a8)
26 long double r = a1 + a2 + a3 + a4 + a5 + a6 + a7 + a8;
29 a1, a2, a3, a4, a5, a6, a7, a8, r);
45 long double a8 = *(long double*)args[7]; local
48 a1, a2, a3, a4, a5, a6, a7, a8);
  /external/compiler-rt/lib/tsan/rtl/
tsan_interface.h 144 typedef unsigned char a8; typedef in namespace:__tsan
171 a8 __tsan_atomic8_load(const volatile a8 *a, morder mo);
184 void __tsan_atomic8_store(volatile a8 *a, a8 v, morder mo);
197 a8 __tsan_atomic8_exchange(volatile a8 *a, a8 v, morder mo);
210 a8 __tsan_atomic8_fetch_add(volatile a8 *a, a8 v, morder mo)
    [all...]
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
branch-misc-2.d 34 0+00a8 <[^>]*> 1000ffff b 000000a8 <g6>
35 [ ]*a8: R_MIPS_PC16 x1
  /device/linaro/bootloader/edk2/EdkShellBinPkg/MinimumShell/
MinimumShell.inf 22 FILE_GUID = c57ad6b7-0515-40a8-9d21-551652854e37
  /device/linaro/bootloader/edk2/OvmfPkg/Library/VirtioMmioDeviceLib/
VirtioMmioDeviceLib.inf 20 FILE_GUID = 3b6ed966-b5d1-46a8-965b-867ff22d9c89
  /external/llvm/test/MC/ARM/
thumb2-pldw.s 1 @ RUN: llvm-mc -triple=thumbv7-apple-darwin -mcpu=cortex-a8 -mattr=+mp -show-encoding < %s | FileCheck %s
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/ppc/
textalign-xcoff-001.d 9 0 \.text 00000004 0+0 0+0 000000a8 2\*\*2
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/rx/
setpsw.d 10 2: 7f a8 setpsw i

Completed in 2185 milliseconds

12 3 4 5 6 7 8 91011>>