/external/libpcap/ |
gencode.h | 258 struct edge ef; member in struct:block 395 #define JF(b) ((b)->ef.succ)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cr16/ |
cmp_test.d | 49 6c: ef 56 cmpd \$0xe:s,\(sp\)
|
add_test.d | 69 a0: ef 60 addd \$0xe:s,\(sp\)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/z80/ |
branch.d | 52 [ ]+59:[ ]+ef[ ]+rst 0x28
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ |
x86-64-avx512f_vl.d | 35 [ ]*[a-f0-9]+:[ ]*62 61 95 20 58 b2 e0 ef ff ff[ ]*vaddpd -0x1020\(%rdx\),%ymm29,%ymm30 63 [ ]*[a-f0-9]+:[ ]*62 61 14 20 58 b2 e0 ef ff ff[ ]*vaddps -0x1020\(%rdx\),%ymm29,%ymm30 93 [ ]*[a-f0-9]+:[ ]*62 63 15 20 03 b2 e0 ef ff ff 7b[ ]*valignd \$0x7b,-0x1020\(%rdx\),%ymm29,%ymm30 121 [ ]*[a-f0-9]+:[ ]*62 62 95 20 65 b2 e0 ef ff ff[ ]*vblendmpd -0x1020\(%rdx\),%ymm29,%ymm30 149 [ ]*[a-f0-9]+:[ ]*62 62 15 20 65 b2 e0 ef ff ff[ ]*vblendmps -0x1020\(%rdx\),%ymm29,%ymm30 226 [ ]*[a-f0-9]+:[ ]*62 f1 95 20 c2 aa e0 ef ff ff 7b[ ]*vcmppd \$0x7b,-0x1020\(%rdx\),%ymm29,%k5 254 [ ]*[a-f0-9]+:[ ]*62 f1 14 20 c2 aa e0 ef ff ff 7b[ ]*vcmpps \$0x7b,-0x1020\(%rdx\),%ymm29,%k5 350 [ ]*[a-f0-9]+:[ ]*62 61 7c 28 5b b2 e0 ef ff ff[ ]*vcvtdq2ps -0x1020\(%rdx\),%ymm30 378 [ ]*[a-f0-9]+:[ ]*62 61 ff 28 e6 b2 e0 ef ff ff[ ]*vcvtpd2dq -0x1020\(%rdx\),%xmm30 [all...] |
x86-64-xop.d | 249 [ ]*[a-f0-9]+: 8f 68 78 ef 3f 03[ ]+vpcomuq \$0x3,\(%rdi\),%xmm0,%xmm15 250 [ ]*[a-f0-9]+: 8f e8 78 ef c8 ff[ ]+vpcomuq \$0xff,%xmm0,%xmm0,%xmm1 251 [ ]*[a-f0-9]+: 8f c8 78 ef cf ff[ ]+vpcomuq \$0xff,%xmm15,%xmm0,%xmm1 252 [ ]*[a-f0-9]+: 8f c8 20 ef cb 00[ ]+vpcomuq \$0x0,%xmm11,%xmm11,%xmm1 253 [ ]*[a-f0-9]+: 8f c8 78 ef cb 00[ ]+vpcomuq \$0x0,%xmm11,%xmm0,%xmm1 254 [ ]*[a-f0-9]+: 8f e8 00 ef c8 00[ ]+vpcomuq \$0x0,%xmm0,%xmm15,%xmm1 255 [ ]*[a-f0-9]+: 8f 48 00 ef fb 03[ ]+vpcomuq \$0x3,%xmm11,%xmm15,%xmm15 256 [ ]*[a-f0-9]+: 8f 48 00 ef fb 00[ ]+vpcomuq \$0x0,%xmm11,%xmm15,%xmm15 257 [ ]*[a-f0-9]+: 8f 48 00 ef ff ff[ ]+vpcomuq \$0xff,%xmm15,%xmm15,%xmm15 258 [ ]*[a-f0-9]+: 8f 68 00 ef 39 00[ ]+vpcomuq \$0x0,\(%rcx\),%xmm15,%xmm1 [all...] |
x86-64-avx512bw_vl-intel.d | 29 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 1c b2 e0 ef ff ff[ ]*vpabsb ymm30,YMMWORD PTR \[rdx-0x1020\] 47 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 1d b2 e0 ef ff ff[ ]*vpabsw ymm30,YMMWORD PTR \[rdx-0x1020\] 71 [ ]*[a-f0-9]+:[ ]*62 61 15 20 6b b2 e0 ef ff ff[ ]*vpackssdw ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 93 [ ]*[a-f0-9]+:[ ]*62 61 15 20 63 b2 e0 ef ff ff[ ]*vpacksswb ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 117 [ ]*[a-f0-9]+:[ ]*62 62 15 20 2b b2 e0 ef ff ff[ ]*vpackusdw ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 139 [ ]*[a-f0-9]+:[ ]*62 61 15 20 67 b2 e0 ef ff ff[ ]*vpackuswb ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 157 [ ]*[a-f0-9]+:[ ]*62 61 15 20 fc b2 e0 ef ff ff[ ]*vpaddb ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 175 [ ]*[a-f0-9]+:[ ]*62 61 15 20 ec b2 e0 ef ff ff[ ]*vpaddsb ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 193 [ ]*[a-f0-9]+:[ ]*62 61 15 20 ed b2 e0 ef ff ff[ ]*vpaddsw ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 211 [ ]*[a-f0-9]+:[ ]*62 61 15 20 dc b2 e0 ef ff ff[ ]*vpaddusb ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\ [all...] |
x86-64-avx512f_vl-intel.d | 35 [ ]*[a-f0-9]+:[ ]*62 61 95 20 58 b2 e0 ef ff ff[ ]*vaddpd ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 63 [ ]*[a-f0-9]+:[ ]*62 61 14 20 58 b2 e0 ef ff ff[ ]*vaddps ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 93 [ ]*[a-f0-9]+:[ ]*62 63 15 20 03 b2 e0 ef ff ff 7b[ ]*valignd ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\],0x7b 121 [ ]*[a-f0-9]+:[ ]*62 62 95 20 65 b2 e0 ef ff ff[ ]*vblendmpd ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 149 [ ]*[a-f0-9]+:[ ]*62 62 15 20 65 b2 e0 ef ff ff[ ]*vblendmps ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 226 [ ]*[a-f0-9]+:[ ]*62 f1 95 20 c2 aa e0 ef ff ff 7b[ ]*vcmppd k5,ymm29,YMMWORD PTR \[rdx-0x1020\],0x7b 254 [ ]*[a-f0-9]+:[ ]*62 f1 14 20 c2 aa e0 ef ff ff 7b[ ]*vcmpps k5,ymm29,YMMWORD PTR \[rdx-0x1020\],0x7b 350 [ ]*[a-f0-9]+:[ ]*62 61 7c 28 5b b2 e0 ef ff ff[ ]*vcvtdq2ps ymm30,YMMWORD PTR \[rdx-0x1020\] [all...] |
avx512bw_vl-intel.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 7d 2f 1c b2 e0 ef ff ff[ ]*vpabsb ymm6\{k7\},YMMWORD PTR \[edx-0x1020\] 43 [ ]*[a-f0-9]+:[ ]*62 f2 7d 2f 1d b2 e0 ef ff ff[ ]*vpabsw ymm6\{k7\},YMMWORD PTR \[edx-0x1020\] 65 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 6b b2 e0 ef ff ff[ ]*vpackssdw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 85 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 63 b2 e0 ef ff ff[ ]*vpacksswb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 107 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 2b b2 e0 ef ff ff[ ]*vpackusdw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 127 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 67 b2 e0 ef ff ff[ ]*vpackuswb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 143 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f fc b2 e0 ef ff ff[ ]*vpaddb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 159 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f ec b2 e0 ef ff ff[ ]*vpaddsb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 175 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f ed b2 e0 ef ff ff[ ]*vpaddsw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 191 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f dc b2 e0 ef ff ff[ ]*vpaddusb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\ [all...] |
avx512bw_vl.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 7d 2f 1c b2 e0 ef ff ff[ ]*vpabsb -0x1020\(%edx\),%ymm6\{%k7\} 43 [ ]*[a-f0-9]+:[ ]*62 f2 7d 2f 1d b2 e0 ef ff ff[ ]*vpabsw -0x1020\(%edx\),%ymm6\{%k7\} 65 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 6b b2 e0 ef ff ff[ ]*vpackssdw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 85 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 63 b2 e0 ef ff ff[ ]*vpacksswb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 107 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 2b b2 e0 ef ff ff[ ]*vpackusdw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 127 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f 67 b2 e0 ef ff ff[ ]*vpackuswb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 143 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f fc b2 e0 ef ff ff[ ]*vpaddb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 159 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f ec b2 e0 ef ff ff[ ]*vpaddsb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 175 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f ed b2 e0 ef ff ff[ ]*vpaddsw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 191 [ ]*[a-f0-9]+:[ ]*62 f1 55 2f dc b2 e0 ef ff ff[ ]*vpaddusb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\ [all...] |
avx512bw_vl-wig1-intel.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 fd 2f 1c b2 e0 ef ff ff[ ]*vpabsb ymm6\{k7\},YMMWORD PTR \[edx-0x1020\] 43 [ ]*[a-f0-9]+:[ ]*62 f2 fd 2f 1d b2 e0 ef ff ff[ ]*vpabsw ymm6\{k7\},YMMWORD PTR \[edx-0x1020\] 59 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f 63 b2 e0 ef ff ff[ ]*vpacksswb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 75 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f 67 b2 e0 ef ff ff[ ]*vpackuswb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 91 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f fc b2 e0 ef ff ff[ ]*vpaddb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 107 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f ec b2 e0 ef ff ff[ ]*vpaddsb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 123 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f ed b2 e0 ef ff ff[ ]*vpaddsw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 139 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f dc b2 e0 ef ff ff[ ]*vpaddusb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 155 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f dd b2 e0 ef ff ff[ ]*vpaddusw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 171 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f fd b2 e0 ef ff ff[ ]*vpaddw ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\ [all...] |
avx512bw_vl-wig1.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 fd 2f 1c b2 e0 ef ff ff[ ]*vpabsb -0x1020\(%edx\),%ymm6\{%k7\} 43 [ ]*[a-f0-9]+:[ ]*62 f2 fd 2f 1d b2 e0 ef ff ff[ ]*vpabsw -0x1020\(%edx\),%ymm6\{%k7\} 59 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f 63 b2 e0 ef ff ff[ ]*vpacksswb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 75 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f 67 b2 e0 ef ff ff[ ]*vpackuswb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 91 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f fc b2 e0 ef ff ff[ ]*vpaddb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 107 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f ec b2 e0 ef ff ff[ ]*vpaddsb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 123 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f ed b2 e0 ef ff ff[ ]*vpaddsw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 139 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f dc b2 e0 ef ff ff[ ]*vpaddusb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 155 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f dd b2 e0 ef ff ff[ ]*vpaddusw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 171 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f fd b2 e0 ef ff ff[ ]*vpaddw -0x1020\(%edx\),%ymm5,%ymm6\{%k7\ [all...] |
avx512f_vl.d | 33 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f 58 b2 e0 ef ff ff[ ]*vaddpd -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 59 [ ]*[a-f0-9]+:[ ]*62 f1 54 2f 58 b2 e0 ef ff ff[ ]*vaddps -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 87 [ ]*[a-f0-9]+:[ ]*62 f3 55 2f 03 b2 e0 ef ff ff 7b[ ]*valignd \$0x7b,-0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 113 [ ]*[a-f0-9]+:[ ]*62 f2 d5 2f 65 b2 e0 ef ff ff[ ]*vblendmpd -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 139 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 65 b2 e0 ef ff ff[ ]*vblendmps -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 206 [ ]*[a-f0-9]+:[ ]*62 f1 d5 2f c2 aa e0 ef ff ff 7b[ ]*vcmppd \$0x7b,-0x1020\(%edx\),%ymm5,%k5\{%k7\} 232 [ ]*[a-f0-9]+:[ ]*62 f1 54 2f c2 aa e0 ef ff ff 7b[ ]*vcmpps \$0x7b,-0x1020\(%edx\),%ymm5,%k5\{%k7\} 316 [ ]*[a-f0-9]+:[ ]*62 f1 7c 2f 5b b2 e0 ef ff ff[ ]*vcvtdq2ps -0x1020\(%edx\),%ymm6\{%k7\} 342 [ ]*[a-f0-9]+:[ ]*62 f1 ff 2f e6 b2 e0 ef ff ff[ ]*vcvtpd2dq -0x1020\(%edx\),%xmm6\{%k7\} 368 [ ]*[a-f0-9]+:[ ]*62 f1 fd 2f 5a b2 e0 ef ff ff[ ]*vcvtpd2ps -0x1020\(%edx\),%xmm6\{%k7\ [all...] |
avx512vbmi_vl-intel.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 8d b2 e0 ef ff ff[ ]*vpermb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 43 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 75 b2 e0 ef ff ff[ ]*vpermi2b ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 59 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 7d b2 e0 ef ff ff[ ]*vpermt2b ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 81 [ ]*[a-f0-9]+:[ ]*62 f2 d5 2f 83 b2 e0 ef ff ff[ ]*vpmultishiftqb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 101 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 8d b2 e0 ef ff ff[ ]*vpermb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 117 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 75 b2 e0 ef ff ff[ ]*vpermi2b ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 133 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 7d b2 e0 ef ff ff[ ]*vpermt2b ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\] 155 [ ]*[a-f0-9]+:[ ]*62 f2 d5 2f 83 b2 e0 ef ff ff[ ]*vpmultishiftqb ymm6\{k7\},ymm5,YMMWORD PTR \[edx-0x1020\]
|
avx512vbmi_vl.d | 27 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 8d b2 e0 ef ff ff[ ]*vpermb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 43 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 75 b2 e0 ef ff ff[ ]*vpermi2b -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 59 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 7d b2 e0 ef ff ff[ ]*vpermt2b -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 81 [ ]*[a-f0-9]+:[ ]*62 f2 d5 2f 83 b2 e0 ef ff ff[ ]*vpmultishiftqb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 101 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 8d b2 e0 ef ff ff[ ]*vpermb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 117 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 75 b2 e0 ef ff ff[ ]*vpermi2b -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 133 [ ]*[a-f0-9]+:[ ]*62 f2 55 2f 7d b2 e0 ef ff ff[ ]*vpermt2b -0x1020\(%edx\),%ymm5,%ymm6\{%k7\} 155 [ ]*[a-f0-9]+:[ ]*62 f2 d5 2f 83 b2 e0 ef ff ff[ ]*vpmultishiftqb -0x1020\(%edx\),%ymm5,%ymm6\{%k7\}
|
ssemmx2.d | 52 [ ]+ef: 66 0f 72 d0 90[ ]+psrld[ ]+\$0x90,%xmm0 77 1b1: 66 0f ef 90 90 90 90 90 pxor[ ]+-0x6f6f6f70\(%eax\),%xmm2
|
x86-64-avx512cd_vl-intel.d | 35 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 c4 b2 e0 ef ff ff[ ]*vpconflictd ymm30,YMMWORD PTR \[rdx-0x1020\] 63 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 c4 b2 e0 ef ff ff[ ]*vpconflictq ymm30,YMMWORD PTR \[rdx-0x1020\] 91 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 44 b2 e0 ef ff ff[ ]*vplzcntd ymm30,YMMWORD PTR \[rdx-0x1020\] 119 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 44 b2 e0 ef ff ff[ ]*vplzcntq ymm30,YMMWORD PTR \[rdx-0x1020\] 151 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 c4 b2 e0 ef ff ff[ ]*vpconflictd ymm30,YMMWORD PTR \[rdx-0x1020\] 179 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 c4 b2 e0 ef ff ff[ ]*vpconflictq ymm30,YMMWORD PTR \[rdx-0x1020\] 207 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 44 b2 e0 ef ff ff[ ]*vplzcntd ymm30,YMMWORD PTR \[rdx-0x1020\] 235 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 44 b2 e0 ef ff ff[ ]*vplzcntq ymm30,YMMWORD PTR \[rdx-0x1020\]
|
x86-64-avx512cd_vl.d | 35 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 c4 b2 e0 ef ff ff[ ]*vpconflictd -0x1020\(%rdx\),%ymm30 63 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 c4 b2 e0 ef ff ff[ ]*vpconflictq -0x1020\(%rdx\),%ymm30 91 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 44 b2 e0 ef ff ff[ ]*vplzcntd -0x1020\(%rdx\),%ymm30 119 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 44 b2 e0 ef ff ff[ ]*vplzcntq -0x1020\(%rdx\),%ymm30 151 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 c4 b2 e0 ef ff ff[ ]*vpconflictd -0x1020\(%rdx\),%ymm30 179 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 c4 b2 e0 ef ff ff[ ]*vpconflictq -0x1020\(%rdx\),%ymm30 207 [ ]*[a-f0-9]+:[ ]*62 62 7d 28 44 b2 e0 ef ff ff[ ]*vplzcntd -0x1020\(%rdx\),%ymm30 235 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 44 b2 e0 ef ff ff[ ]*vplzcntq -0x1020\(%rdx\),%ymm30
|
x86-64-avx512ifma_vl-intel.d | 35 [ ]*[a-f0-9]+:[ ]*62 62 95 20 b4 b2 e0 ef ff ff[ ]*vpmadd52luq ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 63 [ ]*[a-f0-9]+:[ ]*62 62 95 20 b5 b2 e0 ef ff ff[ ]*vpmadd52huq ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 91 [ ]*[a-f0-9]+:[ ]*62 62 95 20 b4 b2 e0 ef ff ff[ ]*vpmadd52luq ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\] 119 [ ]*[a-f0-9]+:[ ]*62 62 95 20 b5 b2 e0 ef ff ff[ ]*vpmadd52huq ymm30,ymm29,YMMWORD PTR \[rdx-0x1020\]
|
/external/valgrind/memcheck/tests/amd64/ |
xsave-avx.stderr.exp | 123 176 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 126 224 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 129 272 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 130 288 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 133 336 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 134 352 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 137 400 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 177 176 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 180 224 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 183 272 01 ef cd ab dd cc bb aa 11 00 ff ee ba dc fe 10 [all...] |
/external/selinux/python/sepolgen/src/sepolgen/ |
lex.py | 136 for key, ef in self.lexstateerrorf.items(): 137 c.lexstateerrorf[key] = getattr(object,ef.__name__) 166 for key, ef in self.lexstateerrorf.items(): 167 if ef: 168 taberr[key] = ef.__name__ 195 for key,ef in lextab._lexstateerrorf.items(): 196 self.lexstateerrorf[key] = fdict[ef] [all...] |
/prebuilts/python/linux-x86/2.7.5/lib/python2.7/site-packages/sepolgen/ |
lex.py | 136 for key, ef in self.lexstateerrorf.items(): 137 c.lexstateerrorf[key] = getattr(object,ef.__name__) 166 for key, ef in self.lexstateerrorf.items(): 167 if ef: 168 taberr[key] = ef.__name__ 195 for key,ef in lextab._lexstateerrorf.items(): 196 self.lexstateerrorf[key] = fdict[ef] [all...] |
/external/webrtc/webrtc/modules/audio_processing/aec/ |
aec_core_mips.c | [all...] |
aec_core_internal.h | 187 float ef[2][PART_LEN1]);
|
aec_core.c | 189 float ef[2][PART_LEN1]) { 197 ef[0][i] /= (x_pow[i] + 1e-10f); 198 ef[1][i] /= (x_pow[i] + 1e-10f); 199 abs_ef = sqrtf(ef[0][i] * ef[0][i] + ef[1][i] * ef[1][i]); 203 ef[0][i] *= abs_ef; 204 ef[1][i] *= abs_ef; 208 ef[0][i] *= mu [all...] |