/external/libhevc/common/arm/ |
ihevc_weighted_pred_bi.s | 193 vmull.s16 q4,d1,d7[1] @vmull_n_s16(pi2_src2_val1, (int16_t) wgt1) 195 vadd.s32 q2,q2,q4 @vaddq_s32(i4_tmp1_t1, i4_tmp1_t2)
|
ihevc_itrans_recon_32x32.s | 484 vadd.s32 q4,q10,q12 498 vqrshrn.s32 d30,q4,#shift_stage1_idct @// r0 = (a0 + b0 + rnd) >> 7(shift_stage1_idct) 823 vadd.s32 q4,q10,q12 837 vqrshrn.s32 d30,q4,#shift_stage1_idct @// r0 = (a0 + b0 + rnd) >> 7(shift_stage1_idct) 1132 vadd.s32 q4,q10,q12 1146 vqrshrn.s32 d30,q4,#shift_stage1_idct @// r0 = (a0 + b0 + rnd) >> 7(shift_stage1_idct) [all...] |
/frameworks/rs/cpu_ref/ |
rsCpuIntrinsics_neon_Blur.S | 259 * q4-q11 -- convoltion window 505 125: vext.u16 q12, q3, q4, #6 511 124: vext.u16 q12, q3, q4, #7 517 123: vext.u16 q12, q4, q5, #0 523 122: vext.u16 q12, q4, q5, #1 529 121: vext.u16 q12, q4, q5, #2 535 120: vext.u16 q12, q4, q5, #3 541 119: vext.u16 q12, q4, q5, #4 547 118: vext.u16 q12, q4, q5, #5 553 117: vext.u16 q12, q4, q5, # [all...] |
rsCpuIntrinsics_neon_3DLUT.S | 143 * q4 dimensions and pitches 146 vmov q3, q4
|
rsCpuIntrinsics_neon_Resize.S | 192 vld1.s32 {q4}, [r8] 194 vqmovun.s32 d8, q4 // yr
|
/external/llvm/test/MC/ARM/ |
neon-shuffle-encoding.s | 14 vext.8 q9, q4, #7 31 @ CHECK: vext.8 q9, q9, q4, #7 @ encoding: [0xc8,0x27,0xf2,0xf2]
|
neont2-mul-accum-encoding.s | 66 vmls.i16 q4, q12, d6[2] 76 @ CHECK: vmls.i16 q4, q12, d6[2] @ encoding: [0x98,0xff,0xe6,0x84]
|
neon-add-encoding.s | 78 vhadd.u8 q4, q9 91 @ CHECK: vhadd.u8 q4, q4, q9 @ encoding: [0x62,0x80,0x08,0xf3]
|
neon-vst-encoding.s | 45 vst2.32 {q4, q5}, [r0:256]!
|
simple-fp-encoding.s | 298 vstmdb sp!, {q4-q7}
|
/external/libavc/common/arm/ |
ih264_iquant_itrans_recon_dc_a9.s | 274 vaddw.u8 q4, q8, d28 287 vqmovun.s16 d4, q4
|
ih264_inter_pred_luma_horz_qpel_vert_hpel_a9q.s | 161 vld1.u32 {q4}, [r0]! @ Vector load from src[4_0] 326 vld1.u32 {q4}, [r0], r2 @ Vector load from src[4_0] 417 vld1.u32 {q4}, [r0], r2 @ Vector load from src[4_0]
|
ih264_inter_pred_luma_horz_qpel_vert_qpel_a9q.s | 144 vld1.32 {q4}, [r7], r2 @ Vector load from src[4_0]
|
/device/linaro/bootloader/edk2/ArmPkg/Drivers/CpuDxe/AArch64/ |
ExceptionSupport.S | 138 REG_PAIR (q4, q5, 0x040, FP_CONTEXT_SIZE); \
|
/external/llvm/test/MC/AArch64/ |
arm64-diags.s | 29 ldp q3, q4, [x5, #12]! 32 ldp q3, q4, [x5], #12 61 ; CHECK-ERRORS: ldp q3, q4, [x5, #12]! 70 ; CHECK-ERRORS: ldp q3, q4, [x5], #12
|
/external/libavc/encoder/arm/ |
ime_distortion_metrics_a9q.s | 1025 vadd.u16 q4 , q0, q3 @I Add r1 r4 1045 vswp d10, d11 @I rearrange so that the q4 and q5 add properly 1051 vadd.s16 q6, q4, q5 @I Get s1 s4 [all...] |
ih264e_evaluate_intra16x16_modes_a9q.s | 97 vld1.32 {q4}, [r1]!
|
/external/clang/test/SemaCXX/ |
overload-call.cpp | 204 char* q4 = quals_rank1(a); local
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/ |
omxVCM4P10_PredictIntra_16x16_s.S | 201 VSUBL.U8 q4,d5,d0
|
/external/vixl/test/aarch64/ |
test-assembler-aarch64.cc | [all...] |
/external/libvpx/libvpx/vpx_dsp/x86/ |
loopfilter_sse2.c | 605 __m128i p4, p3, p2, p1, p0, q0, q1, q2, q3, q4; local 624 q4 = _mm_loadu_si128((__m128i *)(s + 4 * p)); 661 work = _mm_max_epu8(abs_diff(p4, p0), abs_diff(q4, q0)); [all...] |
/external/v8/src/arm/ |
simulator-arm.h | 130 q0 = 0, q1, q2, q3, q4, q5, q6, q7, enumerator in enum:v8::internal::Simulator::Register
|
/external/libopus/celt/arm/ |
celt_pitch_xcorr_arm_gnu.s | 56 @ preserved: r0-r3, r6-r11, d2, q4-q7, q9-q15
|
/external/valgrind/none/tests/arm/ |
neon64.c | [all...] |
neon64.stdout.exp | [all...] |