/external/llvm/lib/Target/X86/AsmParser/ |
X86AsmInstrumentation.cpp | 78 // contents of RDI, RDI + AccessSize * RCX, RSI, RSI + AccessSize * 117 bool IsSmallMemAccess(unsigned AccessSize) { return AccessSize < 8; } 210 virtual void InstrumentMemOperandSmall(X86Operand &Op, unsigned AccessSize, 214 virtual void InstrumentMemOperandLarge(X86Operand &Op, unsigned AccessSize, 219 virtual void InstrumentMOVSImpl(unsigned AccessSize, MCContext &Ctx, 222 void InstrumentMemOperand(X86Operand &Op, unsigned AccessSize, bool IsWrite, 226 unsigned AccessSize, MCContext &Ctx, MCStreamer &Out); 280 X86Operand &Op, unsigned AccessSize, bool IsWrite [all...] |
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
HexagonMCELFStreamer.cpp | 88 // functions found in MCELFStreamer.cpp taking AccessSize as an additional 93 unsigned AccessSize) { 107 ((AccessSize == 0) || (Size == 0) || (Size > GPSize)) 109 : sbss[(Log2_64(AccessSize))]; 128 if ((AccessSize) && (Size <= GPSize)) { 130 (AccessSize <= GPSize) 131 ? ELF::SHN_HEXAGON_SCOMMON + (Log2_64(AccessSize) + 1) 142 unsigned AccessSize) { 147 HexagonMCEmitCommonSymbol(Symbol, Size, ByteAlignment, AccessSize);
|
HexagonMCELFStreamer.h | 35 unsigned AccessSize); 37 unsigned ByteAlignment, unsigned AccessSize);
|
HexagonMCTargetDesc.cpp | 172 unsigned AccessSize) override { 176 AccessSize); 180 unsigned AccessSize) override { 184 Symbol, Size, ByteAlignment, AccessSize);
|
/external/llvm/lib/Target/Hexagon/ |
HexagonIsetDx.td | 42 let Defs = [R31, R29, R30], Uses = [R30], isCodeGenOnly = 1, mayLoad = 1, accessSize = DoubleWordAccess in 53 let Defs = [PC, R31, R29, R30], Uses = [R30, P0], isCodeGenOnly = 1, isPredicated = 1, isPredicatedFalse = 1, mayLoad = 1, accessSize = DoubleWordAccess, isBranch = 1, isIndirectBranch = 1 in 79 let isCodeGenOnly = 1, mayStore = 1, accessSize = ByteAccess in 106 let isCodeGenOnly = 1, mayLoad = 1, accessSize = HalfWordAccess, hasNewValue = 1, opNewValue = 0 in 148 let isCodeGenOnly = 1, mayLoad = 1, accessSize = ByteAccess, hasNewValue = 1, opNewValue = 0 in 164 let isCodeGenOnly = 1, mayLoad = 1, accessSize = WordAccess, hasNewValue = 1, opNewValue = 0 in 211 let Defs = [PC, R31, R29, R30], Uses = [R30, P0], isCodeGenOnly = 1, isPredicated = 1, mayLoad = 1, accessSize = DoubleWordAccess, isBranch = 1, isIndirectBranch = 1 in 221 let Defs = [R29, R30], Uses = [R30, R31, R29], isCodeGenOnly = 1, mayStore = 1, accessSize = DoubleWordAccess in 233 let isCodeGenOnly = 1, mayStore = 1, accessSize = HalfWordAccess in 249 let isCodeGenOnly = 1, mayStore = 1, accessSize = WordAccess i [all...] |
HexagonInstrInfoV4.td | 416 let accessSize = ByteAccess, hasNewValue = 1 in { 421 let accessSize = HalfWordAccess, hasNewValue = 1 in { 428 let accessSize = WordAccess, hasNewValue = 1 in 431 let accessSize = WordAccess in { 436 let accessSize = DoubleWordAccess in 439 let accessSize = ByteAccess in 442 let accessSize = HalfWordAccess in 472 let accessSize = ByteAccess in { 479 let accessSize = HalfWordAccess in { 488 let accessSize = WordAccess in [all...] |
HexagonInstrInfoV60.td | 58 let addrMode = BaseImmOffset, accessSize = Vector64Access in 63 let isCodeGenOnly = 1, addrMode = BaseImmOffset, accessSize = Vector128Access in 120 let addrMode = BaseImmOffset, accessSize = Vector64Access, isPredicable = 1 in 128 let accessSize = Vector64Access in 132 let isCodeGenOnly = 1, accessSize = Vector128Access in 167 let accessSize = Vector64Access in 171 let isCodeGenOnly = 1, accessSize = Vector128Access in 200 let accessSize = Vector64Access in 205 let isCodeGenOnly = 1, accessSize = Vector128Access in 261 let accessSize = Vector64Access i [all...] |
HexagonInstrInfo.td | [all...] |
HexagonInstrFormats.td | 165 MemAccessSize accessSize = NoMemAccess; 166 let TSFlags{46-43} = accessSize.Value;
|
HexagonInstrInfo.cpp | [all...] |
/external/compiler-rt/test/tsan/ |
unaligned_norace.cc | 36 static int accesssize(int sz) { function 57 p += accesssize(sz1);
|
unaligned_race.cc | 39 static int accesssize(int sz) { function 109 for (int off2 = 0; off2 < accesssize(sz1); off2++) {
|
/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Guid/AcpiDescription/ |
AcpiDescription.h | 36 UINT8 AccessSize;
|
/external/llvm/test/CodeGen/Hexagon/ |
base-offset-post.ll | 4 ; Test that the accessSize is set on a post-increment store. If not, an assert
|
/external/swiftshader/third_party/LLVM/lib/Analysis/ |
Loads.cpp | 170 uint64_t AccessSize = 0; 173 AccessSize = AA->getTypeStoreSize(AccessTy); 215 (AA->getModRefInfo(SI, Ptr, AccessSize) & AliasAnalysis::Mod) == 0) 228 (AA->getModRefInfo(Inst, Ptr, AccessSize) & AliasAnalysis::Mod) == 0)
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Include/Guid/ |
HwWatchdogTimerHob.h | 107 UINT8 AccessSize;
|
/external/llvm/lib/Analysis/ |
Loads.cpp | 327 uint64_t AccessSize = DL.getTypeStoreSize(AccessTy); 395 if (AA && (AA->getModRefInfo(SI, StrippedPtr, AccessSize) & MRI_Mod) == 0) 408 (AA->getModRefInfo(Inst, StrippedPtr, AccessSize) & MRI_Mod) == 0)
|
/external/swiftshader/third_party/LLVM/lib/Transforms/Scalar/ |
LoopIdiomRecognize.cpp | 375 uint64_t AccessSize = AliasAnalysis::UnknownSize; 380 AccessSize = (BECst->getValue()->getZExtValue()+1)*StoreSize; 386 AliasAnalysis::Location StoreLoc(Ptr, AccessSize);
|
/device/linaro/bootloader/edk2/BaseTools/Source/C/Include/IndustryStandard/ |
Acpi3_0.h | 40 UINT8 AccessSize;
|
/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Include/IndustryStandard/ |
Acpi3_0.h | 46 UINT8 AccessSize;
|
/external/llvm/lib/Transforms/Scalar/ |
LoopIdiomRecognize.cpp | 706 uint64_t AccessSize = MemoryLocation::UnknownSize; 711 AccessSize = (BECst->getValue()->getZExtValue() + 1) * StoreSize; 717 MemoryLocation StoreLoc(Ptr, AccessSize); [all...] |
/device/linaro/bootloader/edk2/MdePkg/Include/IndustryStandard/ |
Acpi30.h | 73 UINT8 AccessSize;
|
/external/llvm/lib/CodeGen/ |
SafeStack.cpp | 224 bool SafeStack::IsAccessSafe(Value *Addr, uint64_t AccessSize, 232 ConstantRange(APInt(BitWidth, 0), APInt(BitWidth, AccessSize)); [all...] |
/external/llvm/lib/Transforms/Instrumentation/ |
MemorySanitizer.cpp | 356 // These arrays are indexed by log2(AccessSize). 430 unsigned AccessSize = 1 << AccessSizeIndex; 431 std::string FunctionName = "__msan_maybe_warning_" + itostr(AccessSize); 433 FunctionName, IRB.getVoidTy(), IRB.getIntNTy(AccessSize * 8), 436 FunctionName = "__msan_maybe_store_origin_" + itostr(AccessSize); 438 FunctionName, IRB.getVoidTy(), IRB.getIntNTy(AccessSize * 8), [all...] |
/device/linaro/bootloader/edk2/AppPkg/Applications/Sockets/WebServer/ |
ACPI.c | 34 UINT8 AccessSize;
688 pGenericAddress->AccessSize );
[all...] |