Home | History | Annotate | Download | only in DxePciSegmentLibEsal

Lines Matching full:specified

72   It reads and returns the PCI configuration register specified by Address,

73 the width of data is specified by Width.
126 It writes the PCI configuration register specified by Address with the
127 value specified by Data. The width of data is specified by Width.
179 Reads and returns the 8-bit PCI configuration register specified by Address.
205 Writes the 8-bit PCI configuration register specified by Address with the
206 value specified by Value. Value is returned. This function must guarantee
234 Reads the 8-bit PCI configuration register specified by Address, performs a
235 bitwise OR between the read result and the value specified by
237 specified by Address. The value written to the PCI configuration register is
264 Reads the 8-bit PCI configuration register specified by Address, performs a
265 bitwise AND between the read result and the value specified by AndData, and
266 writes the result to the 8-bit PCI configuration register specified by
294 Reads the 8-bit PCI configuration register specified by Address, performs a
295 bitwise AND between the read result and the value specified by AndData,
297 the value specified by OrData, and writes the result to the 8-bit PCI
298 configuration register specified by Address. The value written to the PCI
327 specified by the StartBit and the EndBit. The value of the bit field is
359 field is specified by the StartBit and the EndBit. All other bits in the
367 If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
398 Reads the 8-bit PCI configuration register specified by Address, performs a
399 bitwise OR between the read result and the value specified by
401 specified by Address. The value written to the PCI configuration register is
409 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
440 Reads the 8-bit PCI configuration register specified by Address, performs a
441 bitwise AND between the read result and the value specified by AndData, and
442 writes the result to the 8-bit PCI configuration register specified by
451 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
483 specified by Address, performs a
485 the value specified by AndData, and writes the result to the 8-bit PCI
486 configuration register specified by Address. The value written to the PCI
495 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
496 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
528 Reads and returns the 16-bit PCI configuration register specified by Address.
554 Writes the 16-bit PCI configuration register specified by Address with the
555 value specified by Value. Value is returned. This function must guarantee
583 Reads the 16-bit PCI configuration register specified by Address, performs a
584 bitwise OR between the read result and the value specified by
586 specified by Address. The value written to the PCI configuration register is
613 Reads the 16-bit PCI configuration register specified by Address, performs a
614 bitwise AND between the read result and the value specified by AndData, and
615 writes the result to the 16-bit PCI configuration register specified by
643 Reads the 16-bit PCI configuration register specified by Address, performs a
644 bitwise AND between the read result and the value specified by AndData,
646 the value specified by OrData, and writes the result to the 16-bit PCI
647 configuration register specified by Address. The value written to the PCI
676 specified by the StartBit and the EndBit. The value of the bit field is
708 field is specified by the StartBit and the EndBit. All other bits in the
716 If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
747 Reads the 16-bit PCI configuration register specified by Address, performs a
748 bitwise OR between the read result and the value specified by
750 specified by Address. The value written to the PCI configuration register is
758 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
789 Reads the 16-bit PCI configuration register specified by Address, performs a
790 bitwise AND between the read result and the value specified by AndData, and
791 writes the result to the 16-bit PCI configuration register specified by
800 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
832 Reads the 16-bit PCI configuration register specified by Address, performs a
834 the value specified by AndData, and writes the result to the 16-bit PCI
835 configuration register specified by Address. The value written to the PCI
844 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
845 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
877 Reads and returns the 32-bit PCI configuration register specified by Address.
903 Writes the 32-bit PCI configuration register specified by Address with the
904 value specified by Value. Value is returned. This function must guarantee
932 specified by Address, performs a
933 bitwise OR between the read result and the value specified by
935 specified by Address. The value written to the PCI configuration register is
962 Reads the 32-bit PCI configuration register specified by Address, performs a
963 bitwise AND between the read result and the value specified by AndData, and
964 writes the result to the 32-bit PCI configuration register specified by
992 Reads the 32-bit PCI configuration register specified by Address, performs a
993 bitwise AND between the read result and the value specified by AndData,
995 the value specified by OrData, and writes the result to the 32-bit PCI
996 configuration register specified by Address. The value written to the PCI
1025 specified by the StartBit and the EndBit. The value of the bit field is
1057 field is specified by the StartBit and the EndBit. All other bits in the
1065 If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
1096 Reads the 32-bit PCI configuration register specified by Address, performs a
1097 bitwise OR between the read result and the value specified by
1099 specified by Address. The value written to the PCI configuration register is
1107 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
1138 Reads the 32-bit PCI configuration register specified by Address, performs a
1139 bitwise AND between the read result and the value specified by AndData, and
1140 writes the result to the 32-bit PCI configuration register specified by
1149 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
1181 Reads the 32-bit PCI configuration register specified by Address, performs a
1183 the value specified by AndData, and writes the result to the 32-bit PCI
1184 configuration register specified by Address. The value written to the PCI
1193 If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
1194 If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().
1226 Reads the range of PCI configuration registers specified by StartAddress and
1227 Size into the buffer specified by Buffer. This function only allows the PCI
1321 Copies the data in a caller supplied buffer to a specified range of PCI
1324 Writes the range of PCI configuration registers specified by StartAddress and
1325 Size from the buffer specified by Buffer. This function only allows the PCI