Home | History | Annotate | Download | only in CodeGen

Lines Matching defs:Def

79   /// Given a bitmask \p UsedLanes for the used lanes on a def output of a
86 /// mask to the def and put the instruction into the worklist.
92 /// operand \p Def.
93 LaneBitmask transferDefinedLanes(const MachineOperand &Def, unsigned OpNum,
255 const MachineOperand &Def = MI.getOperand(0);
256 unsigned DefReg = Def.getReg();
286 // FIXME: PATCHPOINT instructions announce a Def that does not always exist,
290 const MachineOperand &Def = *MI.defs().begin();
291 unsigned DefReg = Def.getReg();
301 DefinedLanes = transferDefinedLanes(Def, OpNum, DefinedLanes);
313 LaneBitmask DetectDeadLanes::transferDefinedLanes(const MachineOperand &Def,
315 const MachineInstr &MI = *Def.getParent();
349 assert(Def.getSubReg() == 0 &&
351 DefinedLanes &= MRI->getMaxLaneMaskForVReg(Def.getReg());
361 const MachineOperand &Def = *MRI->def_begin(Reg);
362 const MachineInstr &DefMI = *Def.getParent();
370 if (Def.isDead())
408 DefinedLanes |= transferDefinedLanes(Def, OpNum, MODefinedLanes);
412 if (DefMI.isImplicitDef() || Def.isDead())
415 assert(Def.getSubReg() == 0 &&
433 const MachineOperand &Def = *UseMI.defs().begin();
434 unsigned DefReg = Def.getReg();
475 const MachineOperand &Def = MI.getOperand(0);
476 unsigned DefReg = Def.getReg();
517 MachineOperand &Def = *MRI->def_begin(Reg);
518 const MachineInstr &MI = *Def.getParent();
532 << " Def: " << PrintLaneMask(Info.DefinedLanes) << '\n';