Home | History | Annotate | Download | only in CodeGen

Lines Matching refs:start

36   SegmentIter SegPos = Segments.find(RegPos->start);
39 SegPos.insert(RegPos->start, RegPos->end, &VirtReg);
42 SegPos.advanceTo(RegPos->start);
49 SegPos.insert(RegEnd->start, RegEnd->end, &VirtReg);
51 SegPos.insert(RegPos->start, RegPos->end, &VirtReg);
63 SegmentIter SegPos = Segments.find(RegPos->start);
72 RegPos = VirtReg.advanceTo(RegPos, SegPos.start());
76 SegPos.advanceTo(RegPos->start);
88 OS << " [" << SI.start() << ' ' << SI.stop() << "):"
135 // In most cases, the union will start before VirtReg.
138 LiveUnionI.find(VirtRegI->start);
147 while (VirtRegI->start < LiveUnionI.stop() &&
148 VirtRegI->end > LiveUnionI.start()) {
166 assert(VirtRegI->end <= LiveUnionI.start() && "Expected non-overlap");
169 VirtRegI = VirtReg->advanceTo(VirtRegI, LiveUnionI.start());
174 if (VirtRegI->start < LiveUnionI.stop())
178 LiveUnionI.advanceTo(VirtRegI->start);
185 // VirtReg is likely live throughout the loop, so start by checking LIU-Loop
193 LiveInterval::iterator VRI = VirtReg->find(Overlaps.start());
198 if (VRI->start < Overlaps.stop())
201 Overlaps.advanceTo(VRI->start);
204 if (Overlaps.start() < VRI->end)
207 VRI = VirtReg->advanceTo(VRI, Overlaps.start());