Home | History | Annotate | Download | only in MCTargetDesc

Lines Matching defs:Rm

687   // [Rn, Rm]
688 // {5-3} = Rm
693 unsigned Rm = getARMRegisterNumbering(MO2.getReg());
694 return (Rm << 3) | Rn;
897 unsigned Rm = getARMRegisterNumbering(MO1.getReg());
906 // {3-0} = Rm
910 uint32_t Binary = Rm;
923 // {13} 1 == imm12, 0 == Rm
925 // {11-0} imm12/Rm
936 // {13} 1 == imm12, 0 == Rm
938 // {11-0} imm12/Rm
945 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm12
950 Binary |= getARMRegisterNumbering(MO.getReg()); // Rm is bits [3:0]
959 // {3-0} Rm
969 // {9} 1 == imm8, 0 == Rm
972 // {3-0} imm3_0/Rm
979 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8
988 // {13} 1 == imm8, 0 == Rm
992 // {3-0} imm3_0/Rm
1001 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8
1088 // Sub-operands are [reg, reg, imm]. The first register is Rm, the reg to be
1092 // {3-0} = Rm.
1103 // Encode Rm.
1135 // Sub-operands are [reg, imm]. The first register is Rm, the reg to be
1138 // {3-0} = Rm.
1147 // Encode Rm.
1186 // Encoded as [Rn, Rm, imm].
1253 // Sub-operands are [reg, imm]. The first register is Rm, the reg to be
1256 // {3-0} = Rm.
1265 // Encode Rm.