Home | History | Annotate | Download | only in arm64

Lines Matching refs:src3

869                           const CPURegister& src2, const CPURegister& src3) {
870 DCHECK(AreSameSizeAndType(src0, src1, src2, src3));
872 int count = 1 + src1.IsValid() + src2.IsValid() + src3.IsValid();
876 PushHelper(count, size, src0, src1, src2, src3);
881 const CPURegister& src2, const CPURegister& src3,
884 DCHECK(AreSameSizeAndType(src0, src1, src2, src3, src4, src5, src6, src7));
890 PushHelper(4, size, src0, src1, src2, src3);
1005 const CPURegister& src3 = registers.PopHighestIndex();
1007 PushHelper(count, size, src0, src1, src2, src3);
1119 const CPURegister& src3) {
1123 DCHECK(AreSameSizeAndType(src0, src1, src2, src3));
1130 DCHECK(src1.IsNone() && src2.IsNone() && src3.IsNone());
1134 DCHECK(src2.IsNone() && src3.IsNone());
1138 DCHECK(src3.IsNone());
1146 stp(src3, src2, MemOperand(StackPointer(), -4 * size, PreIndex));