Lines Matching refs:smull
906 __ smull(i.OutputRegister(0), i.OutputRegister(1), i.InputRegister(0),
