Home | History | Annotate | Download | only in priv

Lines Matching refs:tR

415    HReg tR   = newVRegI(env);
418       tR = irrm >> 1;  if we're lucky, these will issue together
420       tR &= 1;         ditto
421       t3 = tL | tR;
429    addInstr(env, ARM64Instr_Shift(tR, irrm, ARM64RI6_I6(1), ARM64sh_SHR));
431    addInstr(env, ARM64Instr_Logic(tR, tR, ril_one, ARM64lo_AND));
432    addInstr(env, ARM64Instr_Logic(t3, tL, ARM64RIL_R(tR), ARM64lo_OR));