Home | History | Annotate | Download | only in aarch32

Lines Matching defs:rs_

61         rs_(NoReg) {}
67 rs_(NoReg) {}
78 rs_(NoReg) {
86 : imm_(0), rm_(rm), shift_(shift), amount_(0), rs_(NoReg) {
96 : imm_(0), rm_(rm), shift_(shift), amount_(amount), rs_(NoReg) {
124 : imm_(0), rm_(rm), shift_(shift), amount_(0), rs_(rs) {
125 VIXL_ASSERT(rm_.IsValid() && rs_.IsValid());
157 return rm_.IsValid() && !shift_.IsRRX() && !rs_.IsValid() && (amount_ == 0);
161 return rm_.IsValid() && !rs_.IsValid();
165 return rm_.IsValid() && rs_.IsValid();
197 return rs_;
231 Register rs_;