Home | History | Annotate | Download | only in aarch64

Lines Matching full:fmls

4161 LogicVRegister Simulator::fmls(VectorFormat vform,
4177 LogicVRegister Simulator::fmls(VectorFormat vform,
4182     fmls<float>(vform, dst, src1, src2);
4185     fmls<double>(vform, dst, src1, src2);
4391 LogicVRegister Simulator::fmls(VectorFormat vform,
4400     fmls<float>(vform, dst, src1, index_reg);
4405     fmls<double>(vform, dst, src1, index_reg);