Home | History | Annotate | Download | only in aarch64

Lines Matching full:sminmax

1342 LogicVRegister Simulator::sminmax(VectorFormat vform,
1367   return sminmax(vform, dst, src1, src2, true);
1375   return sminmax(vform, dst, src1, src2, false);