Lines Matching full:uminmax
1522 LogicVRegister Simulator::uminmax(VectorFormat vform,1547 return uminmax(vform, dst, src1, src2, true);1555 return uminmax(vform, dst, src1, src2, false);