/external/compiler-rt/lib/builtins/arm/ |
udivmodsi4.S | 119 #define IMM # 122 cmp r0, r1, lsl IMM shift; \ 124 WIDE(addhs) r3, r3, IMM (1 << shift); \ 125 WIDE(subhs) r0, r0, r1, lsl IMM shift
|
udivsi3.S | 116 #define IMM # 119 cmp r0, r1, lsl IMM shift; \ 121 WIDE(addhs) r3, r3, IMM (1 << shift); \ 122 WIDE(subhs) r0, r0, r1, lsl IMM shift
|
umodsi3.S | 110 #define IMM # 113 cmp r0, r1, lsl IMM shift; \ 115 WIDE(subhs) r0, r0, r1, lsl IMM shift
|
/external/mesa3d/src/mesa/drivers/dri/nouveau/ |
nouveau_render.h | 55 IMM 61 /* Maps a HW VBO index or IMM emission order to an index in
|
/external/swiftshader/third_party/LLVM/utils/TableGen/ |
EDEmitter.cpp | 246 #define IMM(str) if (name == str) SET("kOperandTypeImmediate"); 280 IMM("i8imm"); 281 IMM("i16imm"); 282 IMM("i16i8imm"); 283 IMM("i32imm"); 284 IMM("i32i8imm"); 285 IMM("u32u8imm"); 286 IMM("i64imm"); 287 IMM("i64i8imm"); 288 IMM("i64i32imm") [all...] |
/toolchain/binutils/binutils-2.27/opcodes/ |
rx-decode.c | 148 #define IMM(sf) immediate (sf, 0, ld) [all...] |
/external/pcre/dist2/src/sljit/ |
sljitNativeMIPS_common.c | 89 #define IMM(imm) ((imm) & 0xffff) 90 #define SH_IMM(imm) ((imm) << 6) 562 FAIL_IF(push_inst(compiler, ADDIU_W | S(SLJIT_SP) | T(SLJIT_SP) | IMM(-local_size), DR(SLJIT_SP))); 574 FAIL_IF(push_inst(compiler, STACK_STORE | base | TA(RETURN_ADDR_REG) | IMM(offs), MOVABLE_INS)); 579 FAIL_IF(push_inst(compiler, STACK_STORE | base | T(i) | IMM(offs), MOVABLE_INS)); 584 FAIL_IF(push_inst(compiler, STACK_STORE | base | T(i) | IMM(offs), MOVABLE_INS)); 634 FAIL_IF(push_inst(compiler, STACK_LOAD | base | TA(RETURN_ADDR_REG) | IMM(local_size - (sljit_s32)sizeof(sljit_sw)), RETURN_ADDR_REG)) [all...] |
sljitNativePPC_common.c | 125 #define IMM(imm) ((imm) & 0xffff) 590 FAIL_IF(push_inst(compiler, STACK_STORE | S(TMP_ZERO) | A(SLJIT_SP) | IMM(offs))); 595 FAIL_IF(push_inst(compiler, STACK_STORE | S(i) | A(SLJIT_SP) | IMM(offs))); 600 FAIL_IF(push_inst(compiler, STACK_STORE | S(i) | A(SLJIT_SP) | IMM(offs))); 606 FAIL_IF(push_inst(compiler, STACK_STORE | S(0) | A(SLJIT_SP) | IMM(2 * sizeof(sljit_sw)))); 608 FAIL_IF(push_inst(compiler, STACK_STORE | S(0) | A(SLJIT_SP) | IMM(sizeof(sljit_sw)))); 625 FAIL_IF(push_inst(compiler, STWU | S(SLJIT_SP) | A(SLJIT_SP) | IMM(-local_size))); 632 FAIL_IF(push_inst(compiler, STDU | S(SLJIT_SP) | A(SLJIT_SP) | IMM(-local_size))) [all...] |
sljitNativeSPARC_common.c | 114 #define IMM(imm) (((imm) & 0x1fff) | IMM_ARG) 437 FAIL_IF(push_inst(compiler, SAVE | D(SLJIT_SP) | S1(SLJIT_SP) | IMM(-local_size), UNMOVABLE_INS)); 471 FAIL_IF(push_inst(compiler, JMPL | D(0) | S1A(31) | IMM(8), UNMOVABLE_INS)); 525 | S1(arg & REG_MASK) | ((arg & OFFS_REG_MASK) ? S2(OFFS_REG(arg)) : IMM(argw)), 592 FAIL_IF(push_inst(compiler, ADD | D(TMP_REG3) | S1(TMP_REG3) | IMM(argw - compiler->cache_argw), DR(TMP_REG3))); 613 return push_inst(compiler, data_transfer_insts[flags & MEM_MASK] | dest | S1(arg2) | IMM(0), delay_slot); 642 arg2 goes to TMP_REG2, imm or src reg 793 FAIL_IF(push_inst(compiler, SRA | D(TMP_REG1) | S1(SLJIT_R0) | IMM(31), DR(TMP_REG1))) [all...] |
/toolchain/binutils/binutils-2.27/include/opcode/ |
h8300.h | 50 IMM = 0x0400, 121 IMM3 = IMM | L_3, 122 IMM4 = IMM | L_4, 123 IMM5 = IMM | L_5, 124 IMM3NZ = IMM | L_3NZ, 125 IMM2 = IMM | L_2, 127 IMM8 = IMM | SRC | L_8, 128 IMM8U = IMM | SRC | L_8U, 129 IMM16 = IMM | SRC | L_16, 130 IMM16U = IMM | SRC | L_16U [all...] |
/external/valgrind/VEX/priv/ |
guest_ppc_toIR.c | [all...] |
/external/mesa3d/src/mesa/drivers/dri/i965/ |
brw_defines.h | [all...] |