HomeSort by relevance Sort by last modified time
    Searched defs:Pci (Results 1 - 25 of 68) sorted by null

1 2 3

  /device/linaro/bootloader/edk2/IntelFrameworkModulePkg/Bus/Pci/VgaMiniPortDxe/
VgaMiniPort.c 93 PCI_TYPE00 Pci;
110 // See if this is a PCI VGA Controller by looking at the Command register and
113 Status = PciIo->Pci.Read (
117 sizeof (Pci) / sizeof (UINT32),
118 &Pci
129 if (((Pci.Hdr.Command & 0x03) == 0x03) && IS_PCI_VGA (&Pci)) {
148 This function consumes PCI I/O Protocol, and installs VGA Mini Port Protocol
240 and closes PCI I/O Protocol.
  /device/linaro/bootloader/edk2/PcAtChipsetPkg/IsaAcpiDxe/
PcatIsaAcpi.c 75 PCI_TYPE00 Pci;
96 Status = PciIo->Pci.Read (
100 sizeof(Pci) / sizeof(UINT32),
101 &Pci);
105 if ((Pci.Hdr.Command & 0x03) == 0x03) {
106 if (Pci.Hdr.ClassCode[2] == PCI_CLASS_BRIDGE) {
108 // See if this is a standard PCI to ISA Bridge from the Base Code and Class Code
110 if (Pci.Hdr.ClassCode[1] == PCI_CLASS_BRIDGE_ISA) {
115 // See if this is an Intel PCI to ISA bridge in Positive Decode Mode
117 if (Pci.Hdr.ClassCode[1] == PCI_CLASS_BRIDGE_ISA_PDECODE &&
    [all...]
  /device/linaro/bootloader/edk2/OvmfPkg/XenIoPciDxe/
XenIoPciDxe.c 3 Driver for the virtual Xen PCI device
21 #include <IndustryStandard/Pci.h>
69 PCI_TYPE00 Pci;
73 // the protocol is "instantiated" for the PCI device. Covers duplicate open
78 &gEfiPciIoProtocolGuid, // for generic PCI access
91 // Read entire PCI configuration header for more extensive check ahead.
93 Status = PciIo->Pci.Read (
99 sizeof Pci / sizeof (UINT32), // Count
100 &Pci // target buffer
104 if ((Pci.Hdr.VendorId == PCI_VENDOR_ID_XEN) &&
    [all...]
  /device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/Wpce791/
LpcDriver.c 40 // This driver is for ACPI(PNP0A03,0)/PCI(0x1f,0)
109 PCI_TYPE00 Pci;
178 Status = PciIo->Pci.Read (
182 sizeof(Pci) / sizeof(UINT32),
183 &Pci
188 if ((Pci.Hdr.Command & 0x03) == 0x03) {
189 if (Pci.Hdr.ClassCode[2] == PCI_CLASS_BRIDGE) {
191 // See if this is a standard PCI to ISA Bridge from the Base Code
194 if (Pci.Hdr.ClassCode[1] == PCI_CLASS_BRIDGE_ISA) {
200 // See if this is an Intel PCI to ISA bridge in Positive Decode Mode
    [all...]
  /device/linaro/bootloader/edk2/MdeModulePkg/Universal/Console/GraphicsOutputDxe/
GraphicsOutput.c 205 @param Controller The PCI controller.
232 // Test the PCI I/O Protocol
292 @param ControllerHandle The PCI controller.
312 PCI_TYPE00 Pci;
346 // Open the PCI I/O Protocol
375 // Read the PCI Class Code from the PCI Device
377 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint8, 0, sizeof (Pci), &Pci);
    [all...]
  /device/linaro/bootloader/edk2/OvmfPkg/Library/PciHostBridgeLib/
XenSupport.c 2 Scan the entire PCI bus for root bridges to support OVMF above Xen.
17 #include <IndustryStandard/Pci.h>
184 PCI_TYPE01 Pci;
198 // After scanning all the PCI devices on the PCI root bridge's primary bus,
199 // update the Primary Bus Number for the next PCI root bridge to be this PCI
208 // Scan all the PCI devices on the primary bus of the PCI root bridge
215 // Compute the PCI configuration address of the PCI device to probe
    [all...]
  /device/linaro/bootloader/edk2/OvmfPkg/VirtioPciDeviceDxe/
VirtioPciDevice.c 3 This driver produces Virtio Device Protocol instances for Virtio PCI devices.
19 #include <IndustryStandard/Pci.h>
50 Region 0 must be an iomem region. This is an internal function for the PCI
53 @param[in] Dev Virtio PCI device.
98 // The 64bit PCI I/O is broken down into two 32bit reads to prevent
135 Region 0 must be an iomem region. This is an internal function for the PCI
138 @param[in] Dev Virtio PCI device.
178 // The 64bit PCI I/O is broken down into two 32bit writes to prevent
229 @retval EFI_UNSUPPORTED Based on virtio-pci discovery, we do not support
247 PCI_TYPE00 Pci;
    [all...]
  /external/syslinux/efi32/include/efi/protocol/
vgaclass.h 73 EFI_PCI_ADDRESS_UNION Pci;
  /external/syslinux/efi64/include/efi/protocol/
vgaclass.h 73 EFI_PCI_ADDRESS_UNION Pci;
  /external/syslinux/gnu-efi/gnu-efi-3.0/inc/protocol/
vgaclass.h 73 EFI_PCI_ADDRESS_UNION Pci;
  /device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Library/PlatformIntelBdsLib/
IntelBdsPlatform.c 265 This FILTER_FUNCTION checks if a handle corresponds to a PCI display device.
277 PCI_TYPE00 Pci;
288 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint32, 0 /* Offset */,
289 sizeof Pci / sizeof (UINT32), &Pci);
295 return IS_PCI_DISPLAY (&Pci);
387 // Locate the PCI root bridges and make the PCI bus driver connect each,
394 // Find all display class PCI devices (using the handles from the previous
448 // first (see above) -- PCI enumeration blocks ACPI table installation, if
    [all...]
  /device/linaro/bootloader/edk2/CorebootPayloadPkg/Library/PciHostBridgeLib/
PciHostBridgeSupport.c 2 Scan the entire PCI bus for root bridges to support coreboot UEFI payload.
17 #include <IndustryStandard/Pci.h>
28 Adjust the collected PCI resource.
112 @param[in] Address PCI address for the BAR.
149 Parse PCI bar and collect the assigned PCI resouce information.
153 @param[in] Bus PCI bus number.
155 @param[in] Device PCI device number.
157 @param[in] Function PCI function number.
159 @param[in] BarOffsetBase PCI bar start offset.
    [all...]
  /device/linaro/bootloader/edk2/DuetPkg/PciBusNoEnumerationDxe/
PciEnumeratorSupport.c 19 PCI Bus Driver
40 IN PCI_TYPE00 *Pci,
50 IN PCI_TYPE00 *Pci,
67 PCI_TYPE00 *Pci,
99 IN PCI_TYPE00 *Pci,
108 IN PCI_TYPE00 *Pci,
117 PCI_TYPE00 *Pci,
126 This routine is used to check whether the pci device is present
140 // Create PCI address map in terms of Bus, Device and Func
147 Status = PciRootBridgeIo->Pci.Read (
    [all...]
  /device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Efi/Protocol/DeviceIo/
DeviceIo.h 21 memory mapped IO, IO, PCI Config space, and DMA.
121 EFI_IO_ACCESS Pci;
  /device/linaro/bootloader/edk2/EmbeddedPkg/Ebl/
HwDebug.c 131 // Strings for PCI Class code [2]
160 PCI Dump
162 Argv[0] - "pci"
182 EFI_PCI_IO_PROTOCOL *Pci;
211 AsciiPrint ("No PCI devices found in the system\n");
216 // Dump all PCI devices
221 Status = gBS->HandleProtocol (HandleBuffer[Index], &gEfiPciIoProtocolGuid, (VOID **)&Pci);
223 Pci->GetLocation (Pci, &Seg, &Bus, &Dev, &Func);
228 Status = Pci->Pci.Read (Pci, EfiPciIoWidthUint32, 0, sizeof (PciHeader)/sizeof (UINT32), &PciHeader);
    [all...]
  /device/linaro/bootloader/edk2/IntelFrameworkModulePkg/Csm/BiosThunk/BlockIoDxe/
BiosBlkIo.c 138 PCI_TYPE00 Pci;
182 // See if this is a PCI VGA Controller by looking at the Command register and
185 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint32, 0, sizeof (Pci) / sizeof (UINT32), &Pci);
192 if (Pci.Hdr.ClassCode[2] == PCI_CLASS_MASS_STORAGE ||
193 (Pci.Hdr.ClassCode[2] == PCI_BASE_CLASS_INTELLIGENT && Pci.Hdr.ClassCode[1] == PCI_SUB_CLASS_INTELLIGENT)
299 // Check to see if there is a legacy option ROM image associated with this PCI device
567 // Release PCI I/O and Block IO Protocols on the clild handle.
    [all...]
  /device/linaro/bootloader/edk2/MdePkg/Include/Protocol/
DeviceIo.h 5 memory mapped IO, IO, PCI Config space, and DMA.
90 Provides an EFI Device Path for a PCI device with the given PCI configuration space address.
93 @param PciAddress The PCI configuration space address of the device whose Device Path
242 /// This protocol provides the basic Memory, I/O, and PCI interfaces that
255 /// Allows reads and writes to PCI configuration space.
257 EFI_IO_ACCESS Pci;
  /device/linaro/bootloader/edk2/OvmfPkg/QemuVideoDxe/
Driver.c 104 PCI_TYPE00 Pci;
108 // Open the PCI I/O Protocol
123 // Read the PCI Configuration Header from the PCI Device
125 Status = PciIo->Pci.Read (
129 sizeof (Pci) / sizeof (UINT32),
130 &Pci
137 if (!IS_PCI_VGA (&Pci)) {
140 Card = QemuVideoDetect(Pci.Hdr.VendorId, Pci.Hdr.DeviceId);
    [all...]
  /device/linaro/bootloader/edk2/ArmPkg/Library/PlatformBootManagerLib/
PlatformBm.c 228 This FILTER_FUNCTION checks if a handle corresponds to a PCI display device.
240 PCI_TYPE00 Pci;
251 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint32, 0 /* Offset */,
252 sizeof Pci / sizeof (UINT32), &Pci);
258 return IS_PCI_DISPLAY (&Pci);
456 // Locate the PCI root bridges and make the PCI bus driver connect each,
463 // Find all display class PCI devices (using the handles from the previous
  /device/linaro/bootloader/edk2/ArmVirtPkg/Library/PlatformBootManagerLib/
PlatformBm.c 229 This FILTER_FUNCTION checks if a handle corresponds to a PCI display device.
241 PCI_TYPE00 Pci;
252 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint32, 0 /* Offset */,
253 sizeof Pci / sizeof (UINT32), &Pci);
259 return IS_PCI_DISPLAY (&Pci);
594 // Locate the PCI root bridges and make the PCI bus driver connect each,
606 // Find all display class PCI devices (using the handles from the previous
679 // first (see above) -- PCI enumeration blocks ACPI table installation, if
    [all...]
  /device/linaro/bootloader/edk2/CorebootPayloadPkg/FbGop/
FbGop.c 69 PCI_TYPE00 Pci;
88 // See if this is a PCI Graphics Controller by looking at the Command register and
91 Status = PciIo->Pci.Read (
95 sizeof (Pci) / sizeof (UINT32),
96 &Pci
104 if (Pci.Hdr.ClassCode[2] == 0x03 || (Pci.Hdr.ClassCode[2] == 0x00 && Pci.Hdr.ClassCode[1] == 0x01)) {
203 // Save original PCI attributes
220 // Get supported PCI attributes
    [all...]
  /device/linaro/bootloader/edk2/CorebootPayloadPkg/Library/PlatformBootManagerLib/
PlatformConsole.c 159 @param[in] PciDevicePath - Device path for the PCI graphics device.
162 @retval EFI_SUCCESS - PCI VGA is added to ConOut.
251 // Delete the PCI device's path that added by GetPlugInPciVgaDevicePath()
265 Add PCI VGA to ConOut, ConIn, ErrOut.
269 @retval EFI_SUCCESS - PCI VGA is added to ConOut.
270 @retval EFI_STATUS - No PCI VGA device is added.
301 Add PCI Serial to ConOut, ConIn, ErrOut.
305 @retval EFI_SUCCESS - PCI Serial is added to ConOut, ConIn, and ErrOut.
306 @retval EFI_STATUS - No PCI Serial device is added.
339 For every PCI instance execute a callback function.
    [all...]
  /device/linaro/bootloader/edk2/DuetPkg/PciRootBridgeNoEnumerationDxe/Ia32/
PcatIo.c 17 EFI PC AT PCI Root Bridge Io Protocol
94 PCI_CONFIG_ACCESS_CF8 Pci;
141 Pci.Bits.Reg = PciAddress.ExtendedRegister & 0xFF;
143 Pci.Bits.Reg = PciAddress.Register;
151 Pci.Bits.Func = PciAddress.Function;
152 Pci.Bits.Dev = PciAddress.Device;
153 Pci.Bits.Bus = PciAddress.Bus;
154 Pci.Bits.Reserved = 0;
155 Pci.Bits.Enable = 1;
158 // PCI Config access are all 32-bit alligned, but by accessing the
    [all...]
  /device/linaro/bootloader/edk2/DuetPkg/PciRootBridgeNoEnumerationDxe/X64/
PcatIo.c 17 EFI PC AT PCI Root Bridge Io Protocol
94 PCI_CONFIG_ACCESS_CF8 Pci;
141 Pci.Bits.Reg = PciAddress.ExtendedRegister & 0xFF;
143 Pci.Bits.Reg = PciAddress.Register;
151 Pci.Bits.Func = PciAddress.Function;
152 Pci.Bits.Dev = PciAddress.Device;
153 Pci.Bits.Bus = PciAddress.Bus;
154 Pci.Bits.Reserved = 0;
155 Pci.Bits.Enable = 1;
158 // PCI Config access are all 32-bit alligned, but by accessing the
    [all...]
  /device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/PciSioSerialDxe/
Serial.c 2 Serial driver for PCI or SIO UARTS.
244 Return whether the controller is a PCI serial controller.
248 @retval EFI_SUCCESS The controller is a PCI serial controller.
249 @retval others The controller is not a PCI serial controller.
259 PCI_TYPE00 Pci;
278 Status = PciIo->Pci.Read (PciIo, EfiPciIoWidthUint8, 0, sizeof (Pci), &Pci);
280 if (!IS_PCI_16550_SERIAL (&Pci)) {
285 if ((Pci.Hdr.VendorId == PciSerialParameter->VendorId) &&
    [all...]

Completed in 1273 milliseconds

1 2 3