HomeSort by relevance Sort by last modified time
    Searched defs:op (Results 1 - 25 of 2394) sorted by null

1 2 3 4 5 6 7 8 91011>>

  /external/tensorflow/tensorflow/go/op/
generate.go 20 package op package
op.go 17 // Package op defines functions for adding TensorFlow operations to a Graph.
26 package op package
op_test.go 19 package op package
  /external/capstone/cstool/
cstool_arm.c 23 cs_arm_op *op = &(arm->operands[i]); local
24 switch((int)op->type) {
28 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
31 printf("\t\toperands[%u].type: IMM = 0x%x\n", i, op->imm);
38 printf("\t\toperands[%u].type: FP = %f\n", i, op->fp);
43 if (op->mem.base != X86_REG_INVALID)
45 i, cs_reg_name(handle, op->mem.base));
46 if (op->mem.index != X86_REG_INVALID)
48 i, cs_reg_name(handle, op->mem.index));
49 if (op->mem.scale != 1
    [all...]
cstool_arm64.c 25 cs_arm64_op *op = &(arm64->operands[i]); local
26 switch(op->type) {
30 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
33 printf("\t\toperands[%u].type: IMM = 0x%" PRIx64 "\n", i, op->imm);
40 printf("\t\toperands[%u].type: FP = %f\n", i, op->fp);
45 if (op->mem.base != ARM64_REG_INVALID)
46 printf("\t\t\toperands[%u].mem.base: REG = %s\n", i, cs_reg_name(handle, op->mem.base));
47 if (op->mem.index != ARM64_REG_INVALID)
48 printf("\t\t\toperands[%u].mem.index: REG = %s\n", i, cs_reg_name(handle, op->mem.index));
49 if (op->mem.disp != 0
    [all...]
cstool_mips.c 25 cs_mips_op *op = &(mips->operands[i]); local
26 switch((int)op->type) {
30 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
33 printf("\t\toperands[%u].type: IMM = 0x%" PRIx64 "\n", i, op->imm);
37 if (op->mem.base != X86_REG_INVALID)
39 i, cs_reg_name(handle, op->mem.base));
40 if (op->mem.disp != 0)
41 printf("\t\t\toperands[%u].mem.disp: 0x%" PRIx64 "\n", i, op->mem.disp);
cstool_sparc.c 24 cs_sparc_op *op = &(sparc->operands[i]); local
25 switch((int)op->type) {
29 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
32 printf("\t\toperands[%u].type: IMM = 0x%x\n", i, op->imm);
36 if (op->mem.base != X86_REG_INVALID)
38 i, cs_reg_name(handle, op->mem.base));
39 if (op->mem.index != X86_REG_INVALID)
41 i, cs_reg_name(handle, op->mem.index));
42 if (op->mem.disp != 0)
43 printf("\t\t\toperands[%u].mem.disp: 0x%x\n", i, op->mem.disp)
    [all...]
cstool_systemz.c 24 cs_sysz_op *op = &(sysz->operands[i]); local
25 switch((int)op->type) {
29 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
32 printf("\t\toperands[%u].type: ACREG = %u\n", i, op->reg);
35 printf("\t\toperands[%u].type: IMM = 0x%" PRIx64 "\n", i, op->imm);
39 if (op->mem.base != SYSZ_REG_INVALID)
41 i, cs_reg_name(handle, op->mem.base));
42 if (op->mem.index != SYSZ_REG_INVALID)
44 i, cs_reg_name(handle, op->mem.index));
45 if (op->mem.length != 0
    [all...]
cstool_xcore.c 23 cs_xcore_op *op = &(xcore->operands[i]); local
24 switch((int)op->type) {
28 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
31 printf("\t\toperands[%u].type: IMM = 0x%x\n", i, op->imm);
35 if (op->mem.base != XCORE_REG_INVALID)
37 i, cs_reg_name(handle, op->mem.base));
38 if (op->mem.index != XCORE_REG_INVALID)
40 i, cs_reg_name(handle, op->mem.index));
41 if (op->mem.disp != 0)
42 printf("\t\t\toperands[%u].mem.disp: 0x%x\n", i, op->mem.disp)
    [all...]
cstool_ppc.c 53 cs_ppc_op *op = &(ppc->operands[i]); local
54 switch((int)op->type) {
58 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
61 printf("\t\toperands[%u].type: IMM = 0x%x\n", i, op->imm);
65 if (op->mem.base != PPC_REG_INVALID)
67 i, cs_reg_name(handle, op->mem.base));
68 if (op->mem.disp != 0)
69 printf("\t\t\toperands[%u].mem.disp: 0x%x\n", i, op->mem.disp);
74 printf("\t\t\toperands[%u].crx.scale: %d\n", i, op->crx.scale);
75 printf("\t\t\toperands[%u].crx.reg: %s\n", i, cs_reg_name(handle, op->crx.reg))
    [all...]
cstool_x86.c 75 cs_x86_op *op = &(x86->operands[i]); local
77 switch((int)op->type) {
79 printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(ud, op->reg));
82 printf("\t\toperands[%u].type: IMM = 0x%" PRIx64 "\n", i, op->imm);
86 if (op->mem.segment != X86_REG_INVALID)
87 printf("\t\t\toperands[%u].mem.segment: REG = %s\n", i, cs_reg_name(ud, op->mem.segment));
88 if (op->mem.base != X86_REG_INVALID)
89 printf("\t\t\toperands[%u].mem.base: REG = %s\n", i, cs_reg_name(ud, op->mem.base));
90 if (op->mem.index != X86_REG_INVALID)
91 printf("\t\t\toperands[%u].mem.index: REG = %s\n", i, cs_reg_name(ud, op->mem.index))
    [all...]
  /external/mesa3d/src/compiler/glsl/
opt_add_neg_to_sub.h 43 ir_expression *const op = ir->operands[i]->as_expression(); local
45 if (op != NULL && op->operation == ir_unop_neg) {
52 ir->operands[1] = op->operands[0];
hir_field_selection.cpp 36 ir_rvalue *op; local
38 op = expr->subexpressions[0]->hir(instructions, state);
47 if (op->type->is_error()) {
49 } else if (op->type->base_type == GLSL_TYPE_STRUCT
50 || op->type->base_type == GLSL_TYPE_INTERFACE) {
51 result = new(ctx) ir_dereference_record(op,
59 } else if (op->type->is_vector() ||
60 (state->has_420pack() && op->type->is_scalar())) {
61 ir_swizzle *swiz = ir_swizzle::create(op,
63 op->type->vector_elements)
    [all...]
  /external/strace/
seccomp.c 38 unsigned int op = tcp->u_arg[0]; local
42 printxval(seccomp_ops, op, "SECCOMP_SET_MODE_???");
45 switch (op) {
epoll.c 74 const unsigned int op = tcp->u_arg[1]; local
75 printxval(epollctls, op, "EPOLL_CTL_???");
80 if (EPOLL_CTL_DEL == op)
  /external/tensorflow/tensorflow/java/src/main/java/org/tensorflow/op/
Op.java 16 package org.tensorflow.op;
27 * // All values returned by an Ops call can be referred as a Op
28 * Op split = ops.array().split(...);
29 * Op shape = ops.array().shape(...);
31 * // All operations could be added to an Op collection
32 * Collection<Op> allOps = Arrays.asList(split, shape);
35 public interface Op {}
  /external/toybox/toys/other/
flock.c 28 int fd = xstrtol(*toys.optargs, NULL, 10), op; local
30 if (toys.optflags & FLAG_u) op = LOCK_UN;
31 else op = (toys.optflags & FLAG_s) ? LOCK_SH : LOCK_EX;
33 if (toys.optflags & FLAG_n) op |= LOCK_NB;
35 if (flock(fd, op)) {
36 if ((op & LOCK_NB) && errno == EAGAIN) toys.exitval = 1;
  /external/vixl/test/
test-operands.cc 44 aarch32::Operand op = aarch32::Operand::From(42); local
45 VIXL_CHECK(op.IsImmediate());
46 VIXL_CHECK(op.GetImmediate() == 42);
47 VIXL_CHECK(op.GetSignedImmediate() == 42);
50 aarch32::Operand op = aarch32::Operand::From(-42); local
51 VIXL_CHECK(op.IsImmediate());
52 VIXL_CHECK(op.GetImmediate() == (~UINT32_C(42) + 1));
53 VIXL_CHECK(op.GetSignedImmediate() == -42);
58 aarch32::Operand op = aarch32::Operand::From(-1); local
59 VIXL_CHECK(op.IsImmediate())
64 aarch32::Operand op = aarch32::Operand::From(UINT32_MAX); local
70 aarch32::Operand op = aarch32::Operand::From(INT32_MAX); local
76 aarch32::Operand op = aarch32::Operand::From(INT32_MIN); local
84 aarch32::Operand op = aarch32::Operand::From(INT64_C(-1)); local
90 aarch32::Operand op = aarch32::Operand::From(INT64_C(-42)); local
100 aarch32::Operand op = aarch32::Operand::From(&data); local
108 aarch32::Operand op = aarch32::Operand::From(data); local
    [all...]
  /external/clang/test/CodeGen/
2003-08-18-StructAsValue.c 5 int op; member in struct:__anon15749
  /external/pdfium/xfa/fxfa/fm2js/
cxfa_fmlexer_unittest.cpp 100 const wchar_t* op; member in struct:__anon31578
102 } op[] = {{L"+", TOKplus}, local
162 for (size_t i = 0; i < FX_ArraySize(op); ++i) {
163 auto lexer = pdfium::MakeUnique<CXFA_FMLexer>(op[i].op);
165 EXPECT_EQ(op[i].token, token->m_type);
  /external/tensorflow/tensorflow/contrib/lite/toco/graph_transformations/
remove_unused_op.cc 30 const auto* op = it->get(); local
35 for (const auto& output : op->outputs) {
50 CHECK(op->type == OperatorType::kFill);
78 if (op->unresolved_outputs) {
80 LogName(*op));
85 LogName(*op));
92 for (const auto& input : op->inputs) {
101 for (const auto& output : op->outputs) {
  /external/tensorflow/tensorflow/java/src/main/java/org/tensorflow/op/annotation/
Operator.java 16 package org.tensorflow.op.annotation;
26 * org.tensorflow.op.Ops}.
31 * org.tensorflow.op.Scope} as its first argument. The processor then adds a convenience method in
36 * public final class MyOp implements Op {
46 * import org.tensorflow.op.Ops;
  /system/update_engine/payload_generator/
annotated_operation.h 36 InstallOperation op; member in struct:chromeos_update_engine::AnnotatedOperation
  /external/libevent/
epolltable-internal.h 44 This is impossible; Set op==-1, events=0.
55 Set op to EPOLL_CTL_MOD [*1,*2]
57 Set op to EPOLL_CTL_ADD [*3]
60 Set op to EPOLL_CTL_DEL.
66 Set op to EPOLL_CTL_MOD
73 Set op to EPOLL_CTL_MOD
78 There is no read or write change; set op to 0 and events to 0.
81 we need to set op="ADD" and set events=the events we want to add. If we
83 the fd, we need to say op="MOD" and set events=the events we want to
84 remain. But if we want to delete the last event, we say op="DEL" an
138 int op; member in struct:operation
    [all...]
  /external/libpcap/
bpf_image.c 55 const char *fmt, *op; local
63 op = "unimp";
69 op = "ret";
74 op = "ret";
79 op = "ld";
84 op = "ldh";
89 op = "ldb";
94 op = "ld";
99 op = "ld";
104 op = "ldh"
    [all...]

Completed in 530 milliseconds

1 2 3 4 5 6 7 8 91011>>