/external/tensorflow/tensorflow/core/kernels/ |
deep_conv2d.h | 79 int out_rows; member in struct:tensorflow::Conv2DArgs 92 out_rows(0), 102 int out_rows, int out_cols);
|
extract_image_patches_op.cc | 86 int64 out_rows = 0, out_cols = 0; variable 90 padding_, &out_rows, &pad_rows)); 95 const std::vector<int64> out_sizes = {batch, out_rows, out_cols,
|
depthwise_conv_op.cc | 192 args.out_rows * args.out_cols * args.out_depth; 207 const int64 b = i / args.out_rows; 211 const int64 out_r = i % args.out_rows; 227 const int64 total_shards = args.batch * args.out_rows; 341 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 344 padding_, &out_rows, &pad_rows)); 349 ShapeFromFormat(data_format_, batch, out_rows, out_cols, out_depth); 366 << out_rows << ", " << out_cols << ", " << out_depth << "]"; 395 args.out_rows = out_rows; [all...] |
depthwise_conv_op.h | 39 int out_rows; member in struct:tensorflow::DepthwiseArgs 54 out_rows(0),
|
dilation_ops.cc | 68 int64* out_rows, int64* out_cols) { 108 padding, out_rows, pad_top)); 129 int64 out_rows = 0, out_cols = 0; variable 131 &rate_rows, &rate_cols, &pad_top, &pad_left, &out_rows, 135 // [ batch, out_rows, out_cols, depth ] 138 const std::vector<int64> out_sizes = {batch, out_rows, out_cols, depth}; 228 int64 out_rows = 0, out_cols = 0; variable 230 &rate_rows, &rate_cols, &pad_top, &pad_left, &out_rows, 234 // [ batch, out_rows, out_cols, depth ] 239 out_rows == out_backprop.dim_size(1) & 348 int64 out_rows = 0, out_cols = 0; variable [all...] |
conv_ops_3d.cc | 188 int64 out_rows = GetTensorDim(*output, data_format, '1'); local 195 0, (out_rows - 1) * strides[1] + filter_rows - in_rows); 322 .set_spatial_dim(DimIndex::Y, out_rows) 357 {{out_planes, out_rows, out_cols}}, out_depth),
|
conv_ops_using_gemm.cc | 520 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 523 padding_, &out_rows, &pad_rows)); 528 ShapeFromFormat(data_format_, batch, out_rows, out_cols, out_depth); 531 // [ in_batch, out_rows, out_cols, out_depth ] 552 output->flat<T>().data(), out_rows, out_cols);
|
fractional_avg_pool_op.cc | 245 const int64 out_rows = out_backprop.dim_size(1); variable 277 out_cols * out_rows * out_batch); 283 for (int64 r = 0; r < out_rows; ++r) { 296 const int64 out_index = (b * out_rows + r) * out_cols + c;
|
nn_ops_test.cc | 126 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; local 128 &out_rows, &pad_rows)); 139 static_cast<int64>(out_rows * out_cols) * 2; 153 SetConstOp("output_backprop", {batch, out_rows, out_cols, out_depth}, 520 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; local 522 &out_rows, &pad_rows)); 532 num_ops = static_cast<int64>(batch * out_rows * out_cols) * 555 SetConstOp("output_backprop", {batch, out_rows, out_cols, out_depth}, [all...] |
conv_ops.cc | 138 int filter_cols, int pad_rows, int pad_cols, int out_rows, 154 int filter_cols, int pad_rows, int pad_cols, int out_rows, 161 in_depth, out_depth, out_rows, out_cols)) { 174 args.out_rows = out_rows; 195 int filter_cols, int pad_rows, int pad_cols, int out_rows, 209 int filter_cols, int pad_rows, int pad_cols, int out_rows, 373 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 376 stride_rows, padding_, &out_rows, &pad_rows)); 381 ShapeFromFormat(data_format_, batch, out_rows, out_cols, out_depth) 565 const int64 out_rows = GetTensorDim(*output, data_format, 'H'); local [all...] |
depthwise_conv_grad_op.cc | 112 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; \ 115 padding_, &out_rows, &pad_rows)); \ 120 context, output_rows == out_rows, \ 123 "actual = ", output_rows, ", computed = ", out_rows)); \ 140 args.out_rows = out_rows; \ 148 << ", output: [" << batch << ", " << out_rows << ", " << out_cols \ 162 // 'out_backprop': [batch, out_rows, out_cols, out_depth] 189 const int64 out_rows = args.out_rows; local [all...] |
mkl_conv_ops.h | 241 int64 out_rows = 0, out_cols = 0; local 246 &out_rows, &pad_top, &pad_bottom)); 253 ShapeFromFormat(data_format_, out_batch, out_rows, out_cols, out_depth); 260 mkldnn_sizes[MklDnnDims::Dim_H] = static_cast<int>(out_rows);
|
pooling_ops_3d_sycl.h | 35 const int out_rows, const int out_cols, 51 out_rows_(out_rows), 126 const int out_rows, const int out_cols, 132 : p_(depth, batch, in_planes, in_rows, in_cols, out_planes, out_rows, 187 const int out_rows = GetTensorDim(*output, data_format, '1'); local 208 out_planes, out_rows, out_cols, window, stride, 532 const int out_rows, const int out_cols, 538 : p_(depth, batch, in_planes, in_rows, in_cols, out_planes, out_rows, 593 const int out_rows = GetTensorDim(*output, data_format, '1'); local 614 out_planes, out_rows, out_cols, window, stride [all...] |
quantized_conv_ops.cc | 540 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 543 padding_, &out_rows, &pad_rows)); 548 CHECK_GT(out_rows, 0); 551 TensorShape out_shape({batch, out_rows, out_cols, out_depth}); 554 // [ in_batch, out_rows, out_cols, out_depth ] 564 padding_, output->flat<T3>().data(), out_rows, out_cols,
|
conv_ops_fused.cc | 824 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable [all...] |
mkl_conv_ops.cc | 174 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 177 padding_, &out_rows, &pad_rows)); 182 ShapeFromFormat(data_format_, batch, out_rows, out_cols, out_depth); 185 // [ in_batch, out_rows, out_cols, out_depth ] 219 mkl_context.out_sizes[MklDims::H] = static_cast<size_t>(out_rows); [all...] |
/external/tensorflow/tensorflow/core/grappler/costs/ |
utils_test.cc | 64 int out_rows = 7; local 81 CreateConstOp("output_backprop", {batch, out_rows, out_cols, out_depth},
|
/external/tensorflow/tensorflow/core/kernels/neon/ |
neon_depthwise_conv_op.cc | 90 int64 out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0; variable 93 padding_, &out_rows, &pad_rows)); 97 TensorShape out_shape({batch, out_rows, out_cols, out_depth}); 105 // [ in_batch, out_rows, out_cols, out_depth ] 115 << out_rows << ", " << out_cols << ", " << out_depth << "]";
|