Home | Sort by relevance Sort by last modified time |
/external/vixl/src/aarch32/ | |
operands-aarch32.h | 58 rm_(NoReg), 64 rm_(NoReg), 75 rm_(rm), 79 VIXL_ASSERT(rm_.IsValid()); 86 : imm_(0), rm_(rm), shift_(shift), amount_(0), rs_(NoReg) { 87 VIXL_ASSERT(rm_.IsValid()); 96 : imm_(0), rm_(rm), shift_(shift), amount_(amount), rs_(NoReg) { 97 VIXL_ASSERT(rm_.IsValid()); 124 : imm_(0), rm_(rm), shift_(shift), amount_(0), rs_(rs) { 125 VIXL_ASSERT(rm_.IsValid() && rs_.IsValid()) 228 Register rm_; member in class:vixl::aarch32::Operand 419 VRegister rm_; member in class:vixl::aarch32::NeonOperand 893 Register rm_; member in class:vixl::aarch32::MemOperand [all...] |
/external/tensorflow/tensorflow/contrib/verbs/ | |
rdma.h | 312 : channel_(channel), rm_(rm) {} 314 void Update(const RdmaMessage& rm) { rm_ = rm; } 353 RdmaMessage rm_; // The request message member in class:tensorflow::RdmaTensorResponse |