| /art/test/065-mismatched-implements/src/ |
| Indirect.java | 23 public class Indirect {
|
| Main.java | 23 Indirect.main();
|
| /toolchain/binutils/binutils-2.27/gas/testsuite/gas/d10v/ |
| address-001.s | 3 ;; Test supported indirect addressing
10 ;; Indirect
21 ;; Indirect with post increment
29 ;; Indirect with postdecrement
37 ;; Indirect through stackpointer
48 ;; Indirect through stackpointer with postincrement
56 ;; Indirect through stackpointer with postdecrement
62 ;; Indirect through stackpointer with predecrement
68 ;; Indirect with displacement
|
| /prebuilts/clang/host/darwin-x86/clang-4579689/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/darwin-x86/clang-4630689/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/darwin-x86/clang-4639204/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/darwin-x86/clang-4691093/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/linux-x86/clang-4579689/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/linux-x86/clang-4630689/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/linux-x86/clang-4639204/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /prebuilts/clang/host/linux-x86/clang-4691093/include/llvm/MC/ |
| MachineLocation.h | 37 explicit MachineLocation(unsigned R, bool Indirect = false)
38 : IsRegister(!Indirect), Register(R) {}
45 /// \return true iff this is a register-indirect location.
|
| /toolchain/binutils/binutils-2.27/include/opcode/ |
| tic30.h | 105 /* Indirect Addressing Modes Modification Fields */
106 /* Indirect Addressing with Displacement */
115 /* Indirect Addressing with Index Register IR0 */
124 /* Indirect Addressing with Index Register IR1 */
133 /* Indirect Addressing (Special Cases) */
196 #define Indirect 0x0020
209 #define GAddr1 Rn | Direct | Indirect | Imm16
211 #define TAddr1 op3T1 | Rn | Indirect
212 #define TAddr2 op3T2 | Rn | Indirect
409 { "iack" ,1,0x1B000000,AddressMode, { Direct|Indirect, 0, 0 }, Imm_None }
[all...] |
| /external/flatbuffers/tests/namespace_test/NamespaceA/ |
| TableInC.py | 18 x = self._tab.Indirect(o + self._tab.Pos)
29 x = self._tab.Indirect(o + self._tab.Pos)
|
| TableInC.go | 20 x := rcv._tab.Indirect(o + rcv._tab.Pos)
33 x := rcv._tab.Indirect(o + rcv._tab.Pos)
|
| SecondTableInA.py | 25 x = self._tab.Indirect(o + self._tab.Pos)
|
| /external/flatbuffers/tests/namespace_test/NamespaceC/ |
| TableInC.py | 25 x = self._tab.Indirect(o + self._tab.Pos)
36 x = self._tab.Indirect(o + self._tab.Pos)
|
| TableInC.go | 32 x := rcv._tab.Indirect(o + rcv._tab.Pos)
45 x := rcv._tab.Indirect(o + rcv._tab.Pos)
|
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| tgsi_parse.h | 47 struct tgsi_ind_register Indirect;
55 struct tgsi_ind_register Indirect;
|
| tgsi_parse.c | 210 if (inst->Dst[i].Register.Indirect)
211 next_token( ctx, &inst->Dst[i].Indirect );
221 if (inst->Dst[i].Dimension.Indirect)
232 if (inst->Src[i].Register.Indirect)
233 next_token( ctx, &inst->Src[i].Indirect );
243 if (inst->Src[i].Dimension.Indirect)
|
| tgsi_build.c | 875 src_register.Indirect = 0;
891 unsigned indirect,
914 src_register.Indirect = indirect;
966 dimension.Indirect = 0;
980 full_src_register.Indirect = tgsi_default_ind_register();
989 unsigned indirect,
996 dimension.Indirect = indirect;
1013 dst_register.Indirect = 0
[all...] |
| tgsi_scan.c | 118 if (src->Register.Indirect) {
131 if (src->Register.Indirect && src->Indirect.ArrayID)
132 input = info->input_array_first[src->Indirect.ArrayID];
202 /* check for indirect register reads */
203 if (src->Register.Indirect) {
207 /* record indirect constant buffer indexing */
210 if (src->Dimension.Indirect)
220 if (src->Register.Dimension && src->Dimension.Indirect)
263 if (src->Register.Indirect)
[all...] |
| /external/flatbuffers/include/flatbuffers/ |
| flexbuffers.h | 167 inline const uint8_t *Indirect(const uint8_t *offset, uint8_t byte_width) {
171 template<typename T> const uint8_t *Indirect(const uint8_t *offset) {
320 return TypedVector(Indirect(keys_offset, byte_width_),
381 case TYPE_INDIRECT_INT: return ReadInt64(Indirect(), byte_width_);
383 case TYPE_INDIRECT_UINT: return ReadUInt64(Indirect(), byte_width_);
387 ReadDouble(Indirect(), byte_width_));
409 case TYPE_INDIRECT_UINT: return ReadUInt64(Indirect(), byte_width_);
411 case TYPE_INDIRECT_INT: return ReadInt64(Indirect(), byte_width_);
415 ReadDouble(Indirect(), byte_width_));
435 case TYPE_INDIRECT_FLOAT: return ReadDouble(Indirect(), byte_width_)
[all...] |
| /external/llvm/lib/Target/X86/ |
| X86CallingConv.h | 31 LocInfo = CCValAssign::Indirect;
|
| /external/llvm/test/MC/ARM/ |
| tls-directives.s | 2 @ RUN: llvm-objdump -macho -p -indirect-symbols %t | FileCheck %s
4 @ CHECK: Indirect symbols for (__DATA,__thread_ptr)
|
| /external/llvm/tools/llvm-readobj/ |
| StackMapPrinter.h | 53 case StackMapParserT::LocationKind::Indirect:
54 OS << "Indirect [R#" << Loc.getDwarfRegNum() << " + "
|
