/external/vixl/src/aarch64/ |
operands-aarch64.cc | 321 // Extend modes SXTX and UXTX require a 64-bit register. 322 VIXL_ASSERT(reg.Is64Bits() || ((extend != SXTX) && (extend != UXTX))); 342 (((extend_ == UXTX) || (extend_ == SXTX)) && (shift_amount_ == 0))); 407 VIXL_ASSERT((extend == UXTW) || (extend == SXTW) || (extend == SXTX)); 409 // SXTX extend mode requires a 64-bit offset register. 410 VIXL_ASSERT(regoffset.Is64Bits() || (extend != SXTX)); 468 VIXL_ASSERT((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX)); 469 VIXL_ASSERT((regoffset_.Is64Bits() || (extend_ != SXTX)));
|
disasm-aarch64.cc | 165 const char *form = ((mode == UXTX) || (mode == SXTX)) ? "'Rds, 'Rns, 'Xm'Ext" 168 ((mode == UXTX) || (mode == SXTX)) ? "'Rns, 'Xm'Ext" : "'Rns, 'Wm'Ext"; [all...] |
macro-assembler-aarch64.cc | 899 ((operand.GetExtend() != UXTX) && (operand.GetExtend() != SXTX))); [all...] |
constants-aarch64.h | 293 SXTX = 7 [all...] |
/toolchain/binutils/binutils-2.27/gas/testsuite/gas/aarch64/ |
addsub.s | 29 // or implicitly UXTX, SXTX or LSL; otherwise it Wm. 32 .ifnc \extend, SXTX 102 .irp extend, UXTB, UXTH, UXTW, UXTX, SXTB, SXTH, SXTW, SXTX
|
/prebuilts/go/darwin-x86/src/cmd/asm/internal/asm/testdata/ |
arm64.s | 37 ADDS R12.SXTX, R3, R1 // 61e02cab 43 CMN R1.SXTX<<2, R10 // 5fe921ab 256 CMP R22.SXTX, RSP // ffe336eb
|
/prebuilts/go/linux-x86/src/cmd/asm/internal/asm/testdata/ |
arm64.s | 37 ADDS R12.SXTX, R3, R1 // 61e02cab 43 CMN R1.SXTX<<2, R10 // 5fe921ab 256 CMP R22.SXTX, RSP // ffe336eb
|
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
AArch64AddressingModes.h | 48 SXTX, 67 case AArch64_AM::SXTX: return "sxtx"; 134 case 7: return AArch64_AM::SXTX; 150 /// 111 ==> sxtx 161 case AArch64_AM::SXTX: return 7; break; 197 /// 111 ==> sxtx
|
/prebuilts/go/darwin-x86/src/cmd/internal/obj/arm64/ |
list7.go | 181 return fmt.Sprintf("R%d.SXTX<<%d", r&31, (r>>5)&7) 183 return fmt.Sprintf("R%d.SXTX", r&31)
|
/prebuilts/go/linux-x86/src/cmd/internal/obj/arm64/ |
list7.go | 181 return fmt.Sprintf("R%d.SXTX<<%d", r&31, (r>>5)&7) 183 return fmt.Sprintf("R%d.SXTX", r&31)
|
/external/vixl/test/aarch64/ |
test-api-aarch64.cc | 294 VIXL_CHECK(Operand(x6, SXTX).IsPlainRegister()); 306 VIXL_CHECK(!Operand(x6, SXTX, 2).IsPlainRegister());
|
test-disasm-aarch64.cc | 439 COMPARE(adds(x27, x28, Operand(x29, SXTX)), "adds x27, x28, x29, sxtx"); 465 COMPARE(subs(x27, x28, Operand(x29, SXTX)), "subs x27, x28, x29, sxtx"); [all...] |
/external/v8/src/arm64/ |
assembler-arm64-inl.h | 351 // Extend modes SXTX and UXTX require a 64-bit register. 352 DCHECK(reg.Is64Bits() || ((extend != SXTX) && (extend != UXTX))); 466 DCHECK((extend == UXTW) || (extend == SXTW) || (extend == SXTX)); 468 // SXTX extend mode requires a 64-bit offset register. 469 DCHECK(regoffset.Is64Bits() || (extend != SXTX)); 519 DCHECK((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX)); 520 DCHECK((regoffset_.Is64Bits() || (extend_ != SXTX))); [all...] |
disasm-arm64.cc | 144 const char *form = ((mode == UXTX) || (mode == SXTX)) ? 146 const char *form_cmp = ((mode == UXTX) || (mode == SXTX)) ? [all...] |
constants-arm64.h | 346 SXTX = 7 [all...] |
simulator-arm64.cc | [all...] |
macro-assembler-arm64.cc | 147 ((operand.extend() != UXTX) && (operand.extend() != SXTX))); 549 ((operand.extend() != UXTX) && (operand.extend() != SXTX))); [all...] |
/external/llvm/lib/Target/AArch64/Utils/ |
AArch64BaseInfo.h | 367 SXTX
|
/prebuilts/go/darwin-x86/src/cmd/asm/internal/arch/ |
arm64.go | 174 case "SXTX":
|
/prebuilts/go/linux-x86/src/cmd/asm/internal/arch/ |
arm64.go | 174 case "SXTX":
|
/prebuilts/go/darwin-x86/src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/ |
arg.go | 30 // amount encoded in imm3[12:10] in the range [0,4]. If the extend is UXTX or SXTX,
|
inst.go | 408 sxtx 438 case sxtx: 439 return "SXTX" 407 sxtx const
|
/prebuilts/go/linux-x86/src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/ |
arg.go | 30 // amount encoded in imm3[12:10] in the range [0,4]. If the extend is UXTX or SXTX,
|
inst.go | 408 sxtx 438 case sxtx: 439 return "SXTX" 407 sxtx const
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
AArch64AsmParser.cpp | 991 ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || 999 // UXTX and SXTX require a 64-bit source register (the ExtendLSL64 class). 1001 return ET != AArch64_AM::UXTX && ET != AArch64_AM::SXTX; 1007 return (ET == AArch64_AM::UXTX || ET == AArch64_AM::SXTX || 1016 return (ET == AArch64_AM::LSL || ET == AArch64_AM::SXTX) && [all...] |