/external/ltp/utils/ffsb-6.0-rc2/ |
parser.h | 29 #define TYPE_U32 0x0001 51 {"time", NULL, TYPE_U32, STORE_SINGLE}, \ 60 {"num_threads", NULL, TYPE_U32, STORE_SINGLE}, \ 64 {"read_skip", NULL, TYPE_U32, STORE_SINGLE}, \ 81 {"op_delay", NULL, TYPE_U32, STORE_SINGLE}, \ 90 {"num_files", NULL, TYPE_U32, STORE_SINGLE}, \ 91 {"num_dirs", NULL, TYPE_U32, STORE_SINGLE}, \
|
parser.c | 327 case TYPE_U32:
|
/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
nv50_ir_lowering_nv50.cpp | 52 case TYPE_S32: fTy = TYPE_U32; break; 59 case TYPE_U32: hTy = TYPE_U16; break; 60 case TYPE_U64: hTy = TYPE_U32; break; 125 bld->mkOp2(OP_UNION, TYPE_U32, r[2], r[1], r[3]); 448 arl = bld.mkOp2(OP_SHL, TYPE_U32, i->getDef(0), bld.getSSA(), bld.mkImm(0)); 489 if (ty != TYPE_U32 && ty != TYPE_S32) 515 bf = bld.mkOp2v(OP_ADD, TYPE_U32, bld.getSSA(), bf, bld.mkImm(-2)); 522 bld.mkOp2(OP_MUL, TYPE_U32, (t = bld.getSSA()), q0, b)); 523 bld.mkOp2(OP_SUB, TYPE_U32, (aRf = bld.getSSA()), a, t); 525 bld.mkCvt(OP_CVT, TYPE_F32, (aR = bld.getSSA()), TYPE_U32, aRf) [all...] |
nv50_ir_lowering_nvc0.cpp | 54 case TYPE_U32: builtin = NVC0_BUILTIN_DIV_U32; break; 669 ptr = bld.mkOp2v(OP_SHL, TYPE_U32, bld.getSSA(), ptr, bld.mkImm(2)); 672 mkLoadv(TYPE_U32, bld.mkSymbol(FILE_MEMORY_CONST, b, TYPE_U32, off), ptr); 762 bld.mkOp3(OP_INSBF, TYPE_U32, hnd, rHnd, bld.mkImm(0x1400), sHnd); 772 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32; 819 ticRel = bld.mkOp2v(OP_ADD, TYPE_U32, bld.getScratch(), 825 tscRel = bld.mkOp2v(OP_ADD, TYPE_U32, bld.getScratch(), 840 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32; 847 bld.mkOp3(OP_INSBF, TYPE_U32, src, ticRel, bld.mkImm(0x0917), src) [all...] |
nv50_ir_lowering_gm107.cpp | 56 bld.mkOp2(OP_ADD , TYPE_U32, src0, i->getSrc(0), i->getSrc(1)); 58 bld.mkOp1(OP_MOV , TYPE_U32, src0, i->getSrc(0)); 177 Instruction *u = bld.mkOp(OP_UNION, TYPE_U32, i->getDef(c)); 223 bld.mkOp1(OP_RDSV, TYPE_U32, tmp0, bld.mkSysVal(SV_INVOCATION_INFO, 0)); 224 bld.mkOp2(OP_SHR , TYPE_U32, tmp1, tmp0, bld.mkImm(16)); 225 bld.mkOp2(OP_AND , TYPE_U32, tmp0, tmp0, bld.mkImm(0xff)); 226 bld.mkOp2(OP_AND , TYPE_U32, tmp1, tmp1, bld.mkImm(0xff)); 228 bld.mkOp2(OP_ADD , TYPE_U32, tmp2, i->getSrc(0), i->getSrc(1)); 230 bld.mkOp1(OP_MOV , TYPE_U32, tmp2, i->getSrc(0)); 231 bld.mkOp3(OP_MAD , TYPE_U32, tmp0, tmp0, tmp1, tmp2) [all...] |
nv50_ir_inlines.h | 65 case TYPE_U32: 89 case TYPE_U32: 116 return flt ? TYPE_F32 : (sgn ? TYPE_S32 : TYPE_U32); 138 case TYPE_U32: 152 case TYPE_U32: return TYPE_S32;
|
nv50_ir_peephole.cpp | 469 case TYPE_U32: 547 case TYPE_U32: 564 case TYPE_U32: res.data.u32 = a->data.u32 / b->data.u32; break; 574 case TYPE_U32: res.data.u32 = a->data.u32 + b->data.u32; break; 584 case TYPE_U32: res.data.u32 = a->data.u32 - b->data.u32; break; 602 case TYPE_U32: res.data.u32 = MAX2(a->data.u32, b->data.u32); break; 612 case TYPE_U32: res.data.u32 = MIN2(a->data.u32, b->data.u32); break; 632 case TYPE_U32: res.data.u32 = a->data.u32 >> b->data.u32; break; 661 case TYPE_U32: res.data.u32 = (res.data.u32 << lshift) >> rshift; break; 674 type = TYPE_U32; [all...] |
nv50_ir_from_tgsi.cpp | 587 return nv50_ir::TYPE_U32; 642 case TGSI_OPCODE_F2U: return nv50_ir::TYPE_U32; 654 return nv50_ir::TYPE_U32; [all...] |
nv50_ir_emit_nv50.cpp | 587 case TYPE_U32: enc = 0x6; break; 613 case TYPE_U32: code[1] |= 0xc000; break; 955 case TYPE_U32: code[1] |= 0x84000000; break; 1245 case TYPE_U32: code[1] = 0x04000000; break; 1256 case TYPE_U32: code[0] = 0x50008000; break; 1303 case TYPE_U32: code[1] |= 0x04000000; break; [all...] |
nv50_ir_build_util.cpp | 157 ty = TYPE_U32; 416 return mkOp1v(OP_MOV, TYPE_U32, dst ? dst : getScratch(), mkImm(u)); 458 sym->reg.type = TYPE_U32; 568 case TYPE_U64: hTy = TYPE_U32; break; 572 hTy = TYPE_U32;
|
nv50_ir_target_nvc0.cpp | 364 case TYPE_U32: 425 if (op == OP_SAD && ty != TYPE_S32 && ty != TYPE_U32) 494 if (insn->dType == TYPE_U32) 594 if (i->dType == TYPE_U32 || i->dType == TYPE_S32) {
|
nv50_ir.cpp | 325 reg.type = TYPE_U32; 394 case TYPE_U32: 415 case TYPE_U32: return reg.data.s32 < 0; 429 case TYPE_U32: return util_is_power_of_two(reg.data.u32); 446 case TYPE_U32:
|
nv50_ir_emit_gk110.cpp | 751 assert(i->dType == TYPE_S32 || i->dType == TYPE_U32); 972 case TYPE_U32: 1034 if (i->op == OP_NEG && i->dType == TYPE_U32) [all...] |
nv50_ir_build_util.h | 66 Instruction *mkMov(Value *, Value *, DataType = TYPE_U32);
|
nv50_ir_print.cpp | 458 case TYPE_U32: PRINT("0x%08x", reg.data.u32); break;
|
nv50_ir_emit_nvc0.cpp | 717 if (isLIMM(i->src(1), TYPE_U32)) { 828 assert(i->dType == TYPE_S32 || i->dType == TYPE_U32); 875 if (isLIMM(i->src(1), TYPE_U32)) { 1074 if (i->op == OP_NEG && i->dType == TYPE_U32) 1206 case TYPE_U32: [all...] |
nv50_ir_emit_gm107.cpp | [all...] |
nv50_ir_target_nv50.cpp | 551 if (i->dType == TYPE_U32 || i->dType == TYPE_S32) {
|
nv50_ir.h | 261 TYPE_U32, [all...] |
/external/mesa3d/src/gallium/drivers/freedreno/ir3/ |
ir3_compiler_nir.c | 326 mov->cat1.src_type = TYPE_U32; 327 mov->cat1.dst_type = TYPE_U32; 342 instr = ir3_COV(block, src, TYPE_U32, TYPE_S16); 422 mov->cat1.src_type = TYPE_U32; 423 mov->cat1.dst_type = TYPE_U32; 458 mov->cat1.src_type = TYPE_U32; 459 mov->cat1.dst_type = TYPE_U32; 481 mov->cat1.src_type = TYPE_U32; 482 mov->cat1.dst_type = TYPE_U32; 509 mov->cat1.src_type = TYPE_U32; [all...] |
instr-a3xx.h | 219 TYPE_U32 = 3, 230 case TYPE_U32: 253 return (type == TYPE_U32) || (type == TYPE_U16) || (type == TYPE_U8);
|
ir3_print.c | 72 [TYPE_U32] = "u32",
|
ir3_sched.c | 647 mov = ir3_MOV(src->block, src, TYPE_U32);
|
disasm-a3xx.c | 64 [TYPE_U32] = "u32",
|
ir3.h | 711 case TYPE_U32: return TYPE_U16;
|