HomeSort by relevance Sort by last modified time
    Searched refs:ZR (Results 1 - 25 of 50) sorted by null

1 2

  /prebuilts/go/darwin-x86/src/runtime/
memclr_arm64.s 15 ANDS $15, R0, ZR
20 STP.P (ZR, ZR), 16(R0)
30 MOVD.P ZR, 8(R0)
34 MOVW.P ZR, 4(R0)
38 MOVH.P ZR, 2(R0)
42 MOVB ZR, (R0)
50 MOVBU.P ZR, 1(R0)
51 ANDS $15, R0, ZR
duff_arm64.s 8 STP.P (ZR, ZR), 16(R16)
9 STP.P (ZR, ZR), 16(R16)
10 STP.P (ZR, ZR), 16(R16)
11 STP.P (ZR, ZR), 16(R16)
12 STP.P (ZR, ZR), 16(R16
    [all...]
mkduff.go 153 // ZR: always zero
158 fmt.Fprintln(w, "\tSTP.P\t(ZR, ZR), 16(R16)")
160 fmt.Fprintln(w, "\tSTP\t(ZR, ZR), (R16)")
sys_darwin_arm64.s 50 CSINV LO, R0, ZR, R0
58 CSINV LO, R0, ZR, R0
68 CSINV LO, R0, ZR, R0
78 CSINV LO, R0, ZR, R0
  /prebuilts/go/linux-x86/src/runtime/
memclr_arm64.s 15 ANDS $15, R0, ZR
20 STP.P (ZR, ZR), 16(R0)
30 MOVD.P ZR, 8(R0)
34 MOVW.P ZR, 4(R0)
38 MOVH.P ZR, 2(R0)
42 MOVB ZR, (R0)
50 MOVBU.P ZR, 1(R0)
51 ANDS $15, R0, ZR
duff_arm64.s 8 STP.P (ZR, ZR), 16(R16)
9 STP.P (ZR, ZR), 16(R16)
10 STP.P (ZR, ZR), 16(R16)
11 STP.P (ZR, ZR), 16(R16)
12 STP.P (ZR, ZR), 16(R16
    [all...]
mkduff.go 153 // ZR: always zero
158 fmt.Fprintln(w, "\tSTP.P\t(ZR, ZR), 16(R16)")
160 fmt.Fprintln(w, "\tSTP\t(ZR, ZR), (R16)")
sys_darwin_arm64.s 50 CSINV LO, R0, ZR, R0
58 CSINV LO, R0, ZR, R0
68 CSINV LO, R0, ZR, R0
78 CSINV LO, R0, ZR, R0
  /prebuilts/go/darwin-x86/src/syscall/
asm_linux_arm64.s 23 MOVD ZR, r2+40(FP) // r2
31 MOVD ZR, err+48(FP) // errno
49 MOVD ZR, r2+64(FP) // r2
57 MOVD ZR, err+72(FP) // errno
74 MOVD ZR, r2+40(FP) // r2
81 MOVD ZR, err+48(FP) // errno
97 MOVD ZR, r2+64(FP) // r2
104 MOVD ZR, err+72(FP) // errno
asm_darwin_arm64.s 22 MOVD ZR, r2+40(FP) // r2
29 MOVD ZR, err+48(FP) // err
43 MOVD ZR, r2+40(FP) // r2
49 MOVD ZR, err+48(FP) // err
66 MOVD ZR, r2+64(FP) // r2
73 MOVD ZR, err+72(FP) // err
90 MOVD ZR, r2+64(FP) // r2
96 MOVD ZR, R0
117 MOVD ZR, r2+88(FP) // r2
124 MOVD ZR, err+96(FP) // er
    [all...]
  /prebuilts/go/linux-x86/src/syscall/
asm_linux_arm64.s 23 MOVD ZR, r2+40(FP) // r2
31 MOVD ZR, err+48(FP) // errno
49 MOVD ZR, r2+64(FP) // r2
57 MOVD ZR, err+72(FP) // errno
74 MOVD ZR, r2+40(FP) // r2
81 MOVD ZR, err+48(FP) // errno
97 MOVD ZR, r2+64(FP) // r2
104 MOVD ZR, err+72(FP) // errno
asm_darwin_arm64.s 22 MOVD ZR, r2+40(FP) // r2
29 MOVD ZR, err+48(FP) // err
43 MOVD ZR, r2+40(FP) // r2
49 MOVD ZR, err+48(FP) // err
66 MOVD ZR, r2+64(FP) // r2
73 MOVD ZR, err+72(FP) // err
90 MOVD ZR, r2+64(FP) // r2
96 MOVD ZR, R0
117 MOVD ZR, r2+88(FP) // r2
124 MOVD ZR, err+96(FP) // er
    [all...]
  /prebuilts/go/darwin-x86/src/image/draw/
clip_test.go 28 image.ZR,
41 image.ZR,
54 image.ZR,
67 image.ZR,
80 image.ZR,
93 image.ZR,
106 image.ZR,
110 image.ZR,
119 image.ZR,
  /prebuilts/go/linux-x86/src/image/draw/
clip_test.go 28 image.ZR,
41 image.ZR,
54 image.ZR,
67 image.ZR,
80 image.ZR,
93 image.ZR,
106 image.ZR,
110 image.ZR,
119 image.ZR,
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/aarch64/
addsub.s 69 // adds/subs with ZR as Rd
71 \op \reg\()ZR, \Rn, \reg\()1
74 adjust_rm \op, \reg\()ZR, \Rn, \reg, 1, \extend
76 adjust_rm \op, \reg\()ZR, \Rn, \reg, 1, \extend, \amount
127 // adds/subs with ZR as Rd
129 \op \reg\()ZR, \R, \reg\()1
131 \op \reg\()ZR, \R, \reg\()1, \shift #\amount
142 // sub/subs with ZR as Rn
144 \op \R, \reg\()ZR, \reg\()1
146 \op \R, \reg\()ZR, \reg\()1, \shift #\amoun
    [all...]
  /prebuilts/go/darwin-x86/src/cmd/asm/internal/asm/testdata/
arm64.s 23 ADDW R1, ZR, R3
26 ADD R1, ZR, R3
116 MOVW ZR, R1
117 MOVW R1, ZR
118 MOVW $1, ZR
120 MOVW ZR, (R1)
122 MOVD ZR, R1
123 MOVD $1, ZR
125 MOVD ZR, (R1)
282 CSEL LT, R1, R2, ZR // 3fb0829
    [all...]
arm64enc.s 13 ADCW ZR, R8, R10 // 0a011f1a
30 ADDS R14>>7, ZR, R4 // e41f4eab
65 CCMN MI, ZR, R1, $4 // e44341ba
74 CCMN MI, ZR, R1, $4 // e44341ba
75 CSINCW HS, ZR, R27, R14 // ee279b1a
80 CINCW HS, R27, ZR // 7f379b1a
87 CLS R15, ZR // ff15c0da
100 CMN ZR, R3 // 7f001fab
164 //TODO LDNP 0xcc(RSP), ZR, R12 // ecff5928
239 MOVD $-51096, ZR // fff2989
    [all...]
  /prebuilts/go/linux-x86/src/cmd/asm/internal/asm/testdata/
arm64.s 23 ADDW R1, ZR, R3
26 ADD R1, ZR, R3
116 MOVW ZR, R1
117 MOVW R1, ZR
118 MOVW $1, ZR
120 MOVW ZR, (R1)
122 MOVD ZR, R1
123 MOVD $1, ZR
125 MOVD ZR, (R1)
282 CSEL LT, R1, R2, ZR // 3fb0829
    [all...]
arm64enc.s 13 ADCW ZR, R8, R10 // 0a011f1a
30 ADDS R14>>7, ZR, R4 // e41f4eab
65 CCMN MI, ZR, R1, $4 // e44341ba
74 CCMN MI, ZR, R1, $4 // e44341ba
75 CSINCW HS, ZR, R27, R14 // ee279b1a
80 CINCW HS, R27, ZR // 7f379b1a
87 CLS R15, ZR // ff15c0da
100 CMN ZR, R3 // 7f001fab
164 //TODO LDNP 0xcc(RSP), ZR, R12 // ecff5928
239 MOVD $-51096, ZR // fff2989
    [all...]
  /external/eigen/lapack/
cladiv.f 79 REAL ZI, ZR
89 CALL SLADIV( REAL( X ), AIMAG( X ), REAL( Y ), AIMAG( Y ), ZR,
91 CLADIV = CMPLX( ZR, ZI )
zladiv.f 79 DOUBLE PRECISION ZI, ZR
89 CALL DLADIV( DBLE( X ), DIMAG( X ), DBLE( Y ), DIMAG( Y ), ZR,
91 ZLADIV = DCMPLX( ZR, ZI )
  /frameworks/compile/mclinker/lib/Target/AArch64/
AArch64InsnHelpers.h 23 static constexpr unsigned ZR = 31;
147 getRa(insn) != ZR) {
  /prebuilts/go/darwin-x86/test/fixedbugs/
issue10320.go 8 // to use ZR as register. Other programs compiled but failed to
  /prebuilts/go/linux-x86/test/fixedbugs/
issue10320.go 8 // to use ZR as register. Other programs compiled but failed to
  /libcore/luni/src/test/java/libcore/java/util/
EnumSetTest.java 103 FE, CO, NI, CU, ZN, GA, GE, AS, SE, BR, KR, RB, SR, Y, ZR, NB, MO, TC, RU, RH, PD, AG, CD,

Completed in 1086 milliseconds

1 2