HomeSort by relevance Sort by last modified time
    Searched refs:stlex (Results 1 - 19 of 19) sorted by null

  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/arm/
armv8-a-bad.s 51 stlex r1, pc, [r0]
52 stlex r1, r0, [pc]
53 stlex pc, r0, [r1]
54 stlex r0, r0, [r1]
55 stlex r0, r1, [r0]
81 stlex r1, pc, [r0]
82 stlex r1, r0, [pc]
83 stlex pc, r0, [r1]
84 stlex r0, r0, [r1]
85 stlex r0, r1, [r0
    [all...]
armv8-a.s 26 stlex r0, r1, [r14]
27 stlex r1, r14, [r0]
28 stlex r14, r0, [r1]
80 stlex r0, r1, [r14]
81 stlex r1, r14, [r0]
82 stlex r14, r0, [r1]
armv8-a-bad.l 31 .*:51: Error: r15 not allowed here -- `stlex r1,pc,\[r0\]'
32 .*:52: Error: r15 not allowed here -- `stlex r1,r0,\[pc\]'
33 .*:53: Error: r15 not allowed here -- `stlex pc,r0,\[r1\]'
34 .*:54: Error: registers may not be the same -- `stlex r0,r0,\[r1\]'
35 .*:55: Error: registers may not be the same -- `stlex r0,r1,\[r0\]'
58 .*:81: Error: r15 not allowed here -- `stlex r1,pc,\[r0\]'
59 .*:82: Error: r15 not allowed here -- `stlex r1,r0,\[pc\]'
60 .*:83: Error: r15 not allowed here -- `stlex pc,r0,\[r1\]'
61 .*:84: Error: registers may not be the same -- `stlex r0,r0,\[r1\]'
62 .*:85: Error: registers may not be the same -- `stlex r0,r1,\[r0\]
    [all...]
armv8-a.d 26 0[0-9a-f]+ <[^>]+> e18e0e91 stlex r0, r1, \[lr\]
27 0[0-9a-f]+ <[^>]+> e1801e9e stlex r1, lr, \[r0\]
28 0[0-9a-f]+ <[^>]+> e181ee90 stlex lr, r0, \[r1\]
76 0[0-9a-f]+ <[^>]+> e8ce 1fe0 stlex r0, r1, \[lr\]
77 0[0-9a-f]+ <[^>]+> e8c0 efe1 stlex r1, lr, \[r0\]
78 0[0-9a-f]+ <[^>]+> e8c1 0fee stlex lr, r0, \[r1\]
archv8m.s 42 stlex r0, r1, [r2] label
archv8m-base.d 45 0+.* <[^>]*> e8c2 1fe0 stlex r0, r1, \[r2\]
archv8m-main-dsp-1.d 45 0+.* <[^>]*> e8c2 1fe0 stlex r0, r1, \[r2\]
archv8m-main.d 45 0+.* <[^>]*> e8c2 1fe0 stlex r0, r1, \[r2\]
  /external/llvm/test/MC/ARM/
load-store-acquire-release-v8-thumb.s 19 stlex r2, r1, [r7]
23 @ CHECK: stlex r2, r1, [r7] @ encoding: [0xc7,0xe8,0xe2,0x1f]
load-store-acquire-release-v8.s 19 stlex r2, r1, [r7]
23 @ CHECK: stlex r2, r1, [r7] @ encoding: [0x91,0x2e,0x87,0xe1]
thumbv8m.s 129 // CHECK: stlex r1, r2, [r3] @ encoding: [0xc3,0xe8,0xe1,0x2f]
130 stlex r1, r2, [r3] label
  /external/valgrind/none/tests/arm/
v8memory_a.stdout.exp 157 STLEX{,B,H,D} (reg) -- expected to fail
159 clrex; stlex r9, r6, [r10] with r10 = middle_of_block
219 STLEX{,B,H,D} (reg) -- expected to succeed
221 ldaex r2, [r10] ; stlex r9, r6, [r10] with r10 = middle_of_block
v8memory_t.stdout.exp 157 STLEX{,B,H,D} (reg) -- expected to fail
159 clrex; stlex r9, r6, [r10] with r10 = middle_of_block
219 STLEX{,B,H,D} (reg) -- expected to succeed
221 ldaex r2, [r10] ; stlex r9, r6, [r10] with r10 = middle_of_block
  /external/vixl/src/aarch32/
assembler-aarch32.h 3237 void stlex(Register rd, Register rt, const MemOperand& operand) { function in class:vixl::aarch32::Assembler
    [all...]
disasm-aarch32.h     [all...]
assembler-aarch32.cc 10948 void Assembler::stlex(Condition cond, function in class:vixl::aarch32::Assembler
    [all...]
disasm-aarch32.cc 2955 void Disassembler::stlex(Condition cond, function in class:vixl::aarch32::Disassembler
    [all...]
macro-assembler-aarch32.h     [all...]
  /toolchain/binutils/binutils-2.27/gas/config/
tc-arm.c     [all...]

Completed in 491 milliseconds