HomeSort by relevance Sort by last modified time
    Searched refs:teq (Results 1 - 25 of 115) sorted by null

1 2 3 4 5

  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/mips/
trap20.s 3 teq $0,$3
4 teq $0,$3,1
trap20.d 8 0+0000 <[^>]*> teq zero,v1
9 0+0004 <[^>]*> teq zero,v1,0x1
relax-swap2.s 42 teq $2, $4
44 teq $2, $4
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/score/
tcond.d 85 f0: 0405 teq!
86 f2: 0405 teq!
87 f4: 0405 teq!
88 f6: 0405 teq!
89 f8: 0405 teq!
90 fa: 0405 teq!
91 fc: 80009054 teq
94 110: 0405 teq!
95 112: 0405 teq!
96 114: 0405 teq!
    [all...]
  /frameworks/av/media/libstagefright/codecs/mp3dec/src/
pvmp3_polyphase_filter_window.h 100 teq a, sample, asr b
  /external/capstone/suite/MC/Mips/
micromips-trap-instructions.s.cs 2 0x28,0x01,0x3c,0x00 = teq $8, $9
micromips-trap-instructions-EB.s.cs 2 0x01,0x28,0x00,0x3c = teq $8, $9
mips-control-instructions-64.s.cs 16 0x00,0x03,0x00,0x34 = teq $zero, $3
17 0x00,0x03,0x00,0x74 = teq $zero, $3, 1
mips-control-instructions.s.cs 16 0x00,0x03,0x00,0x34 = teq $zero, $3
17 0x00,0x03,0x00,0x74 = teq $zero, $3, 1
  /external/llvm/test/MC/Mips/
macro-div.s 61 # CHECK-TRAP: teq $11, $zero, 7 # encoding: [0x01,0x60,0x01,0xf4]
66 # CHECK-TRAP: teq $25, $1, 6 # encoding: [0x03,0x21,0x01,0xb4]
70 # CHECK-TRAP: teq $12, $zero, 7 # encoding: [0x01,0x80,0x01,0xf4]
75 # CHECK-TRAP: teq $24, $1, 6 # encoding: [0x03,0x01,0x01,0xb4]
79 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
88 # CHECK-TRAP: teq $6, $zero, 7 # encoding: [0x00,0xc0,0x01,0xf4]
93 # CHECK-TRAP: teq $5, $1, 6 # encoding: [0x00,0xa1,0x01,0xb4]
97 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
100 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
macro-ddivu.s 58 # CHECK-TRAP: teq $11, $zero, 7 # encoding: [0x01,0x60,0x01,0xf4]
63 # CHECK-TRAP: teq $12, $zero, 7 # encoding: [0x01,0x80,0x01,0xf4]
68 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
73 # CHECK-TRAP: teq $9, $zero, 7 # encoding: [0x01,0x20,0x01,0xf4]
78 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
83 # CHECK-TRAP: teq $6, $zero, 7 # encoding: [0x00,0xc0,0x01,0xf4]
88 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
93 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
macro-ddiv.s 74 # CHECK-TRAP: teq $11, $zero, 7 # encoding: [0x01,0x60,0x01,0xf4]
80 # CHECK-TRAP: teq $25, $1, 6 # encoding: [0x03,0x21,0x01,0xb4]
84 # CHECK-TRAP: teq $12, $zero, 7 # encoding: [0x01,0x80,0x01,0xf4]
90 # CHECK-TRAP: teq $24, $1, 6 # encoding: [0x03,0x01,0x01,0xb4]
94 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
97 # CHECK-TRAP: teq $9, $zero, 7 # encoding: [0x01,0x20,0x01,0xf4]
103 # CHECK-TRAP: teq $zero, $1, 6 # encoding: [0x00,0x01,0x01,0xb4]
107 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
110 # CHECK-TRAP: teq $6, $zero, 7 # encoding: [0x00,0xc0,0x01,0xf4]
116 # CHECK-TRAP: teq $5, $1, 6 # encoding: [0x00,0xa1,0x01,0xb4
    [all...]
micromips-trap-instructions.s 12 # CHECK-EL: teq $8, $9 # encoding: [0x28,0x01,0x3c,0x00]
27 # CHECK-EB: teq $8, $9 # encoding: [0x01,0x28,0x00,0x3c]
39 teq $8, $9, 0
macro-divu.s 52 # CHECK-TRAP: teq $11, $zero, 7 # encoding: [0x01,0x60,0x01,0xf4]
57 # CHECK-TRAP: teq $12, $zero, 7 # encoding: [0x01,0x80,0x01,0xf4]
62 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
73 # CHECK-TRAP: teq $6, $zero, 7 # encoding: [0x00,0xc0,0x01,0xf4]
78 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
83 # CHECK-TRAP: teq $zero, $zero, 7 # encoding: [0x00,0x00,0x01,0xf4]
mips-control-instructions.s 18 # CHECK32: teq $zero, $3 # encoding: [0x00,0x03,0x00,0x34]
19 # CHECK32: teq $zero, $3, 1 # encoding: [0x00,0x03,0x00,0x74]
49 # CHECK64: teq $zero, $3 # encoding: [0x00,0x03,0x00,0x34]
50 # CHECK64: teq $zero, $3, 1 # encoding: [0x00,0x03,0x00,0x74]
83 teq $0,$3
84 teq $0,$3,1
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/arm/
pinsn.d 1 # name: 26-bit teq/cmn/tst/cmp instructions
armv1.d 34 0+5c <[^>]*> e1300000 ? teq r0, r0
35 0+60 <[^>]*> e1300000 ? teq r0, r0
36 0+64 <[^>]*> e130f000 ? teq r0, r0
inst.d 86 0+128 <[^>]*> e330000a ? teq r0, #10
87 0+12c <[^>]*> e1320004 ? teq r2, r4
88 0+130 <[^>]*> e1350287 ? teq r5, r7, lsl #5
89 0+134 <[^>]*> e1310113 ? teq r1, r3, lsl r1
98 0+158 <[^>]*> e330f00a ? teq r0, #10 ; <UNPREDICTABLE>
99 0+15c <[^>]*> e132f004 ? teq r2, r4 ; <UNPREDICTABLE>
100 0+160 <[^>]*> e135f287 ? teq r5, r7, lsl #5 ; <UNPREDICTABLE>
101 0+164 <[^>]*> e131f113 ? teq r1, r3, lsl r1 ; <UNPREDICTABLE>
wince_inst.d 88 0+128 <[^>]*> e330000a ? teq r0, #10
89 0+12c <[^>]*> e1320004 ? teq r2, r4
90 0+130 <[^>]*> e1350287 ? teq r5, r7, lsl #5
91 0+134 <[^>]*> e1310113 ? teq r1, r3, lsl r1
100 0+158 <[^>]*> e330f00a ? teq r0, #10 ; <UNPREDICTABLE>
101 0+15c <[^>]*> e132f004 ? teq r2, r4 ; <UNPREDICTABLE>
102 0+160 <[^>]*> e135f287 ? teq r5, r7, lsl #5 ; <UNPREDICTABLE>
103 0+164 <[^>]*> e131f113 ? teq r1, r3, lsl r1 ; <UNPREDICTABLE>
  /device/linaro/bootloader/edk2/ArmVirtPkg/Library/ArmQemuRelocatablePlatformLib/ARM/
RelocatableVirtHelper.S 24 teq r0, #0
67 teq r0, #0
  /device/linaro/bootloader/edk2/ArmVirtPkg/Library/ArmXenRelocatablePlatformLib/ARM/
RelocatableVirtHelper.S 28 teq r0, #0
66 teq r0, #0
  /prebuilts/go/darwin-x86/test/
complit.go 36 func teq(t *T, n int) { func
64 teq(tl, 5)
  /prebuilts/go/linux-x86/test/
complit.go 36 func teq(t *T, n int) { func
64 teq(tl, 5)
  /external/llvm/test/MC/Mips/micromips32r6/
invalid-wrong-error.s 10 teq $8, $9, $2 # CHECK: :[[@LINE]]:15: error: expected 10-bit unsigned immediate
11 teq $8, $9, -1 # CHECK: :[[@LINE]]:15: error: expected 10-bit unsigned immediate
12 teq $8, $9, 16 # CHECK: :[[@LINE]]:3: error: instruction requires a CPU feature not currently enabled
  /device/linaro/bootloader/edk2/ArmPlatformPkg/PrePi/Arm/
ModuleEntryPoint.S 38 teq r3, #0

Completed in 152 milliseconds

1 2 3 4 5