HomeSort by relevance Sort by last modified time
    Searched full:immediates (Results 76 - 100 of 608) sorted by null

1 2 34 5 6 7 8 91011>>

  /external/llvm/include/llvm/MC/MCParser/
MCTargetAsmParser.h 192 /// immediates on ARM. TableGen expects a token operand, but the parser
193 /// will recognize them as immediates.
  /external/mesa3d/src/gallium/drivers/freedreno/a2xx/
fd2_compiler.c 213 memcpy(ctx->so->immediates[n].val, imm->u, 16);
221 /* TGSI generated immediates are always entire vec4's, ones we
278 * Immediates: C(num_const)-C(num_const+num_imm-1)
297 * Immediates: same as VS
301 * In either case, immediates are are postpended to the constants
652 if (ctx->so->immediates[idx].val[swiz] == val) {
657 if (ctx->so->immediates[idx].val[swiz] == -val) {
668 ctx->so->immediates[idx].val[swiz] = val;
  /prebuilts/clang/host/darwin-x86/clang-4053586/prebuilt_include/llvm/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /prebuilts/clang/host/darwin-x86/clang-4393122/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /prebuilts/clang/host/darwin-x86/clang-4479392/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /prebuilts/clang/host/linux-x86/clang-4053586/prebuilt_include/llvm/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /prebuilts/clang/host/linux-x86/clang-4393122/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /prebuilts/clang/host/linux-x86/clang-4479392/include/llvm/MC/MCParser/
MCTargetAsmParser.h 200 /// immediates on ARM. TableGen expects a token operand, but the parser
201 /// will recognize them as immediates.
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/i386/ilp32/
x86-64.s 106 #immediates - various sizes:
126 #immediates - various sizes:
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/i386/
x86_64.s 106 #immediates - various sizes:
129 #immediates - various sizes:
  /external/llvm/test/MC/ARM/
thumb-diagnostics.s 29 @ Out of range immediates for ASR instruction.
35 @ Out of range immediates for BKPT instruction.
45 @ Out of range immediates for v8 HLT instruction.
153 @ Out of range immediates for LSL instruction.
170 @ Out of range immediates for STR instruction.
220 @ B/Bcc - out of range immediates for Thumb1 branches
  /external/llvm/lib/Target/Mips/MCTargetDesc/
MipsMCCodeEmitter.cpp 279 "getBranchTargetOpValue expects only expressions or immediates");
302 "getBranchTargetOpValue expects only expressions or immediates");
326 "getBranchTargetOpValueMMR6 expects only expressions or immediates");
349 "getBranchTargetOpValueMM expects only expressions or immediates");
371 "getBranchTargetOpValuePC10 expects only expressions or immediates");
393 "getBranchTargetOpValueMM expects only expressions or immediates");
416 "getBranchTarget21OpValue expects only expressions or immediates");
439 "getBranchTarget21OpValueMM expects only expressions or immediates");
462 "getBranchTarget26OpValue expects only expressions or immediates");
485 "getBranchTarget26OpValueMM expects only expressions or immediates");
    [all...]
  /external/capstone/arch/ARM/
ARMAddressingModes.h 151 // 8-bit (or less) immediates are trivially shifter_operands with a rotate
187 // 8-bit (or less) immediates are trivially shifter_operands with a rotate
238 // 8-bit (or less) immediates are trivially immediate operand with a shift
259 // 16-bit (or less) immediates are trivially immediate operand with a shift
572 // NEON Modified Immediates
577 // specifies a full NEON vector value. These modified immediates are
641 // Floating-point Immediates
  /external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/
ARMAddressingModes.h 137 // 8-bit (or less) immediates are trivially shifter_operands with a rotate
171 // 8-bit (or less) immediates are trivially shifter_operands with a rotate
218 // 8-bit (or less) immediates are trivially immediate operand with a shift
237 // 16-bit (or less) immediates are trivially immediate operand with a shift
516 // NEON Modified Immediates
521 // specifies a full NEON vector value. These modified immediates are
580 // Floating-point Immediates
  /external/mesa3d/src/gallium/auxiliary/tgsi/
tgsi_point_sprite.c 44 /* Set swizzle based on the immediates (0, 1, 0, -1) */
87 unsigned point_imm; // point immediates
233 /* Declare extra immediates */
537 /* point sprite directions based on the immediates (0, 1, 0.5, -1) */
547 /* point coord based on the immediates (0, 1, 0, -1) */
tgsi_aa_point.c 47 unsigned num_imm; // number of immediates
119 /* Declare extra immediates */
  /external/mesa3d/src/gallium/drivers/freedreno/ir3/
ir3_shader.c 371 so->immediates[i].val[0],
372 so->immediates[i].val[1],
373 so->immediates[i].val[2],
374 so->immediates[i].val[3]);
574 0, size, v->immediates[0].val, NULL);
  /art/test/538-checker-embed-constants/src/
Main.java 585 // Modified immediates.
587 // Modified immediates high and -low.
589 // Modified immediates ~high and -low.
640 // Modified immediates.
642 // Modified immediates high and -low.
644 // Modified immediates ~high and -low.
  /external/llvm/lib/Target/Sparc/
SparcInstr64Bit.td 54 // 64-bit Immediates.
57 // All 32-bit immediates can be materialized with sethi+or, but 64-bit
58 // immediates may require more code. There may be a point where it is
64 // The ALU instructions want their simm13 operands as i32 immediates.
73 // All unsigned i32 immediates can be handled by sethi+or.
78 // All negative i33 immediates can be handled by sethi+xor.
  /external/capstone/arch/AArch64/
AArch64AddressingModes.h 181 // Floating-point Immediates
211 // AdvSIMD Modified Immediates
  /external/llvm/lib/Target/AMDGPU/
SIFoldOperands.cpp 234 // In order to fold immediates into copies, we need to change the
326 // Folding immediates with more than one use will increase program size.
  /external/llvm/lib/Target/X86/InstPrinter/
X86ATTInstPrinter.cpp 140 /// print slightly differently than normal immediates. For example, a $ is not
168 // Print immediates as signed values.
  /external/llvm/test/CodeGen/X86/
fast-isel-x86-64.ll 98 ; rdar://9289507 - folding of immediates into 64-bit operations.
272 ; as immediates just before the call.
  /external/mesa3d/docs/relnotes/
8.0.4.html 103 <li>st/mesa: copy num_immediates field when copying the immediates array</li>
110 <li>draw: fix missing immediates bug in polygon stipple code</li>
  /external/mesa3d/src/gallium/auxiliary/gallivm/
lp_bld_tgsi.h 458 LLVMValueRef immediates[LP_MAX_INLINED_IMMEDIATES][TGSI_NUM_CHANNELS]; member in struct:lp_build_tgsi_soa_context
552 LLVMValueRef immediates[LP_MAX_INLINED_IMMEDIATES]; member in struct:lp_build_tgsi_aos_context

Completed in 575 milliseconds

1 2 34 5 6 7 8 91011>>