HomeSort by relevance Sort by last modified time
    Searched full:next (Results 1276 - 1300 of 50205) sorted by null

<<51525354555657585960>>

  /external/llvm/test/CodeGen/X86/
sse2-intrinsics-fast-isel.ll 10 ; X32-NEXT: paddb %xmm1, %xmm0
11 ; X32-NEXT: retl
15 ; X64-NEXT: paddb %xmm1, %xmm0
16 ; X64-NEXT: retq
27 ; X32-NEXT: paddw %xmm1, %xmm0
28 ; X32-NEXT: retl
32 ; X64-NEXT: paddw %xmm1, %xmm0
33 ; X64-NEXT: retq
44 ; X32-NEXT: paddd %xmm1, %xmm0
45 ; X32-NEXT: ret
    [all...]
fp-elim.ll 10 ; FP-ELIM-NEXT: movl
11 ; FP-ELIM-NEXT: ret
14 ; NO-ELIM-NEXT: pushl %ebp
16 ; NO-ELIM-NEXT: ret
27 ; NO-ELIM-NEXT: pushl %ebp
29 ; NO-ELIM-NEXT: ret
37 ; FP-ELIM-NEXT: movl
38 ; FP-ELIM-NEXT: ret
41 ; NO-ELIM-NEXT: pushl %ebp
43 ; NO-ELIM-NEXT: re
    [all...]
shift-pcmp.ll 8 ; SSE-NEXT: pcmpeqw %xmm1, %xmm0
9 ; SSE-NEXT: pand {{.*}}(%rip), %xmm0
10 ; SSE-NEXT: retq
14 ; AVX-NEXT: vpcmpeqw %xmm1, %xmm0, %xmm0
15 ; AVX-NEXT: vpand {{.*}}(%rip), %xmm0, %xmm0
16 ; AVX-NEXT: retq
28 ; SSE-NEXT: pcmpeqw %xmm1, %xmm0
29 ; SSE-NEXT: psrlw $15, %xmm0
30 ; SSE-NEXT: psllw $5, %xmm0
31 ; SSE-NEXT: ret
    [all...]
avx2-intrinsics-x86.ll 8 ; AVX2-NEXT: vpackssdw %ymm1, %ymm0, %ymm0
9 ; AVX2-NEXT: retl
13 ; AVX512VL-NEXT: vpackssdw %ymm1, %ymm0, %ymm0
14 ; AVX512VL-NEXT: retl
24 ; AVX2-NEXT: vpacksswb %ymm1, %ymm0, %ymm0
25 ; AVX2-NEXT: retl
29 ; AVX512VL-NEXT: vpacksswb %ymm1, %ymm0, %ymm0
30 ; AVX512VL-NEXT: retl
40 ; AVX2-NEXT: vpackuswb %ymm1, %ymm0, %ymm0
41 ; AVX2-NEXT: ret
    [all...]
  /external/clang/test/CodeGenCXX/
default-arg-temps.cpp 19 // CHECK-NEXT: call void @_Z1fRK1T([[T]]* dereferenceable({{[0-9]+}}) [[AGG1]])
20 // CHECK-NEXT: call void @_ZN1TD1Ev([[T]]* [[AGG1]])
23 // CHECK-NEXT: call void @_ZN1TC1Ev([[T:%.*]]* [[AGG2:%.*]])
24 // CHECK-NEXT: call void @_Z1fRK1T([[T]]* dereferenceable({{[0-9]+}}) [[AGG2]])
25 // CHECK-NEXT: call void @_ZN1TD1Ev([[T]]* [[AGG2]])
28 // CHECK-NEXT: call void @_ZN1XC1Ev(
31 // CHECK-NEXT: call void @_ZN1TC1Ev(
32 // CHECK-NEXT: call void @_ZN1XC1ERKS_RK1T(
33 // CHECK-NEXT: call void @_ZN1TD1Ev(
36 // CHECK-NEXT: call void @_ZN1TC1Ev
    [all...]
  /external/clang/test/CoverageMapping/
trycatch.cpp 13 void func(int i) { // CHECK-NEXT: File 0, [[@LINE]]:18 -> {{[0-9]+}}:2 = #0
14 // CHECK-NEXT: File 0, [[@LINE+1]]:6 -> [[@LINE+1]]:11 = #0
15 if(i % 2) { // CHECK-NEXT: File 0, [[@LINE]]:13 -> [[@LINE+4]]:4 = #1
17 int j = 0; // CHECK-NEXT: File 0, [[@LINE]]:5 -> [[@LINE+2]]:4 = 0
18 // CHECK-NEXT: File 0, [[@LINE+1]]:10 -> [[@LINE+2]]:27 = (#0 - #1)
19 } else if(i == 8) // CHECK-NEXT: File 0, [[@LINE]]:13 -> [[@LINE]]:19 = (#0 - #1)
20 throw ImportantError(); // CHECK-NEXT: File 0, [[@LINE]]:5 -> [[@LINE]]:27 = #2
23 // CHECK-NEXT: main
24 int main() { // CHECK-NEXT: File 0, [[@LINE]]:12 -> [[@LINE+13]]:2 = #0
26 try { // CHECK-NEXT: File 0, [[@LINE]]:7 -> [[@LINE+2]]:4 = #
    [all...]
includehell.cpp 28 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 6:12 -> 6:35 = #0
29 // CHECK-MAIN-NEXT: File [[MAIN]], 6:35 -> 10:33 = #1
30 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 8:14 -> 8:29 = #1
31 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 10:12 -> 10:33 = #1
32 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 12:12 -> 12:35 = #0
33 // CHECK-MAIN-NEXT: File [[MAIN]], 12:35 -> 14:33 = #5
34 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 13:14 -> 13:29 = #5
35 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 14:12 -> 14:33 = #5
36 // CHECK-MAIN-NEXT: Expansion,File [[MAIN]], 16:12 -> 16:35 = #0
37 // CHECK-MAIN-NEXT: File [[MAIN]], 16:35 -> 17:33 = #
    [all...]
  /external/clang/test/Index/
annotate-attribute.cpp 20 // CHECK-NEXT: CXXAccessSpecifier=:4:1 (Definition) Extent=[4:1 - 4:8]
21 // CHECK-NEXT: CXXMethod=aMethod:5:51 Extent=[5:3 - 5:60]
22 // CHECK-NEXT: attribute(annotate)=spiffy_method Extent=[5:18 - 5:43]
23 // CHECK-NEXT: CXXAccessSpecifier=:7:1 (Definition) Extent=[7:1 - 7:43]
24 // CHECK-NEXT: attribute(annotate)=works Extent=[7:23 - 7:40]
25 // CHECK-NEXT: CXXMethod=anotherMethod:8:8 Extent=[8:3 - 8:23]
26 // CHECK-NEXT: attribute(annotate)=works Extent=[7:23 - 7:40]
27 // CHECK-NEXT: CXXAccessSpecifier=:10:1 (Definition) Extent=[10:1 - 10:53]
28 // CHECK-NEXT: attribute(annotate)=investigations Extent=[10:24 - 10:50]
29 // CHECK-NEXT: CXXMethod=inlineMethod:12:8 (Definition) Extent=[12:3 - 12:25
    [all...]
  /external/clang/test/TableGen/
tg-fixits.td 8 // CHECK-NEXT: {{^def InNamedGroup : Warning<"">, InGroup<DiagGroup<"name">>;}}
9 // CHECK-NEXT: {{^ ~~~~~~~~\^~~~~~~~~~~~~~~~~~}}
10 // CHECK-NEXT: {{^ InGroup<NamedGroup>}}
15 // CHECK-NEXT: {{^def Wrapped : Warning<"">, InGroup<DiagGroup<}}
16 // CHECK-NEXT: {{^ ~~~~~~~~\^~~~~~~~~~}}
17 // CHECK-NEXT: {{^ InGroup<NamedGroup>}}
22 // CHECK-NEXT: {{^ DiagGroup<"name">>;}}
23 // CHECK-NEXT: {{^~~\^~~~~~~~~~~~~~~~~~}}
24 // CHECK-NEXT: {{^InGroup<NamedGroup>}}
30 // CHECK-NEXT: {{^ InGroup< DiagGroup<"name"> >;}
    [all...]
  /external/libcxx/test/std/containers/associative/map/map.ops/
find.pass.cpp 47 assert(r == next(m.begin()));
49 assert(r == next(m.begin(), 2));
51 assert(r == next(m.begin(), 3));
53 assert(r == next(m.begin(), 4));
55 assert(r == next(m.begin(), 5));
57 assert(r == next(m.begin(), 6));
59 assert(r == next(m.begin(), 7));
61 assert(r == next(m.begin(), 8));
80 assert(r == next(m.begin()));
82 assert(r == next(m.begin(), 2))
    [all...]
  /external/llvm/test/Analysis/BlockFrequencyInfo/
nested_loop_with_branches.ll 5 ; CHECK-NEXT: block-frequency-info: nested_loop_with_branches
7 ; CHECK-NEXT: entry: float = 1.0, int = [[ENTRY:[0-9]+]]
12 ; CHECK-NEXT: outer: float = 12.0,
14 %i = phi i32 [ 0, %entry ], [ %i.next, %inner.end ], [ %i.next, %no_inner ]
15 %i.next = add i32 %i, 1
19 ; CHECK-NEXT: inner: float = 36.0,
21 %j = phi i32 [ 0, %outer ], [ %j.next, %inner.end ]
25 ; CHECK-NEXT: left: float = 9.0,
30 ; CHECK-NEXT: right: float = 27.0
    [all...]
  /external/llvm/test/Analysis/TypeBasedAliasAnalysis/
dse.ll 7 ; CHECK-NEXT: load i8, i8* %b
8 ; CHECK-NEXT: store i8 1, i8* %a
9 ; CHECK-NEXT: ret i8 %y
18 ; CHECK-NEXT: store i8 0, i8* %a
19 ; CHECK-NEXT: load i8, i8* %b
20 ; CHECK-NEXT: store i8 1, i8* %a
21 ; CHECK-NEXT: ret i8 %y
30 ; CHECK-NEXT: load i8, i8* %b
31 ; CHECK-NEXT: store i8 1, i8* %a
32 ; CHECK-NEXT: ret i8 %
    [all...]
  /external/llvm/test/CodeGen/XCore/
ladd_lsub_combine.ll 13 ; CHECK-NEXT: ladd r1, r0, r1, r0, r2
14 ; CHECK-NEXT: retsp 0
26 ; CHECK-NEXT: lsub r1, r0, r1, r0, r2
27 ; CHECK-NEXT: neg r1, r1
28 ; CHECK-NEXT: retsp 0
39 ; CHECK-NEXT: ladd r2, r0, r0, r2, r3
40 ; CHECK-NEXT: add r1, r1, r2
41 ; CHECK-NEXT: retsp 0
52 ; CHECK-NEXT: ladd r1, r0, r0, r1, r3
53 ; CHECK-NEXT: add r1, r2, r
    [all...]
  /external/llvm/test/DebugInfo/X86/
stringpool.ll 25 ; LINUX-NEXT: .long {{[0-9]+}} # DW_AT_type
26 ; LINUX-NEXT: # DW_AT_external
27 ; LINUX-NEXT: .byte 1 # DW_AT_decl_file
28 ; LINUX-NEXT: .byte 1 # DW_AT_decl_line
29 ; LINUX-NEXT: .byte 9 # DW_AT_location
30 ; LINUX-NEXT: .byte 3
31 ; LINUX-NEXT: .quad yyyy
35 ; DARWIN-NEXT: .long {{[0-9]+}} ## DW_AT_type
36 ; DARWIN-NEXT: ## DW_AT_external
37 ; DARWIN-NEXT: .byte 1 ## DW_AT_decl_fil
    [all...]
  /external/llvm/test/MC/Mips/
elf-bigendian.ll 17 ; CHECK-NEXT: Type: SHT_PROGBITS
18 ; CHECK-NEXT: Flags [ (0x6)
19 ; CHECK-NEXT: SHF_ALLOC
20 ; CHECK-NEXT: SHF_EXECINSTR
21 ; CHECK-NEXT: ]
22 ; CHECK-NEXT: Address: 0x{{[0-9,A-F]+}}
23 ; CHECK-NEXT: Offset: 0x{{[0-9,A-F]+}}
24 ; CHECK-NEXT: Size: {{[0-9]+}}
25 ; CHECK-NEXT: Link: 0
26 ; CHECK-NEXT: Info:
    [all...]
mips_abi_flags_xx_set.s 29 # CHECK-OBJ-NEXT: Version: 0
30 # CHECK-OBJ-NEXT: ISA: {{MIPS32$}}
31 # CHECK-OBJ-NEXT: ISA Extension: None (0x0)
32 # CHECK-OBJ-NEXT: ASEs [ (0x0)
33 # CHECK-OBJ-NEXT: ]
34 # CHECK-OBJ-NEXT: FP ABI: Hard float (32-bit CPU, Any FPU) (0x5)
35 # CHECK-OBJ-NEXT: GPR size: 32
36 # CHECK-OBJ-NEXT: CPR1 size: 32
37 # CHECK-OBJ-NEXT: CPR2 size: 0
38 # CHECK-OBJ-NEXT: Flags 1 [ (0x1
    [all...]
  /external/llvm/test/Transforms/InstCombine/
and-or-icmps.ll 6 ; CHECK-NEXT: [[A:%.*]] = icmp slt i32 %X, 10
7 ; CHECK-NEXT: [[B:%.*]] = icmp ult i32 %X, 10
8 ; CHECK-NEXT: [[C:%.*]] = and i1 [[A]], [[B]]
9 ; CHECK-NEXT: ret i1 [[C]]
19 ; CHECK-NEXT: [[A:%.*]] = icmp slt i32 %X, 10
20 ; CHECK-NEXT: [[B:%.*]] = icmp ult i32 %X, 10
21 ; CHECK-NEXT: [[C:%.*]] = or i1 [[A]], [[B]]
22 ; CHECK-NEXT: ret i1 [[C]]
32 ; CHECK-NEXT: [[TMP1:%.*]] = or i32 %b, %a
33 ; CHECK-NEXT: [[TMP2:%.*]] = icmp ult i32 [[TMP1]],
    [all...]
  /external/llvm/test/Transforms/LoopVectorize/PowerPC/
small-loop-rdx.ll 4 ; CHECK-NEXT: fadd
5 ; CHECK-NEXT: fadd
6 ; CHECK-NEXT: fadd
7 ; CHECK-NEXT: fadd
8 ; CHECK-NEXT: fadd
9 ; CHECK-NEXT: fadd
10 ; CHECK-NEXT: fadd
11 ; CHECK-NEXT: fadd
12 ; CHECK-NEXT: fadd
13 ; CHECK-NEXT: fad
    [all...]
  /external/llvm/test/Transforms/MergeFunc/
gep-base-type.ll 12 ; CHECK-NEXT: getelementptr
13 ; CHECK-NEXT: getelementptr
14 ; CHECK-NEXT: getelementptr
15 ; CHECK-NEXT: getelementptr
16 ; CHECK-NEXT: getelementptr
17 ; CHECK-NEXT: getelementptr
18 ; CHECK-NEXT: ret
31 ; CHECK-NEXT: getelementptr
32 ; CHECK-NEXT: getelementptr
33 ; CHECK-NEXT: getelementpt
    [all...]
  /external/llvm/test/Transforms/SimplifyCFG/
2003-08-17-FoldSwitch.ll 7 ; CHECK-NEXT: TheDest:
8 ; CHECK-NEXT: ret i32 1234
31 ; CHECK-NEXT: Default:
32 ; CHECK-NEXT: ret i32 1234
55 ; CHECK-NEXT: TheDest:
56 ; CHECK-NEXT: ret i32 1234
73 ; CHECK-NEXT: L1:
74 ; CHECK-NEXT: [[COND:%.*]] = icmp eq i32 %C, 0
75 ; CHECK-NEXT: [[DOT:%.*]] = select i1 [[COND]], i32 1, i32 0
76 ; CHECK-NEXT: ret i32 [[DOT]
    [all...]
  /external/llvm/test/Verifier/
dominates.ll 8 ; CHECK-NEXT: %z = add i32 %x, 1
9 ; CHECK-NEXT: %y = add i32 %z, 1
24 ; CHECK-NEXT: %y1 = invoke i32 @g()
25 ; CHECK-NEXT: to label %bb1 unwind label %bb2
26 ; CHECK-NEXT: %y2 = phi i32 [ %y1, %bb0 ]
42 ; CHECK-NEXT: %y1 = invoke i32 @g()
43 ; CHECK-NEXT: to label %bb1 unwind label %bb2
44 ; CHECK-NEXT: %y3 = phi i32 [ %y1, %bb2 ]
55 ; CHECK-NEXT: %y1 = add i32 %x, 1
56 ; CHECK-NEXT: %y3 = phi i32 [ %y1, %bb0
    [all...]
  /external/swiftshader/third_party/LLVM/test/Analysis/TypeBasedAliasAnalysis/
dse.ll 6 ; CHECK-NEXT: load i8* %b
7 ; CHECK-NEXT: store i8 1, i8* %a
8 ; CHECK-NEXT: ret i8 %y
17 ; CHECK-NEXT: store i8 0, i8* %a
18 ; CHECK-NEXT: load i8* %b
19 ; CHECK-NEXT: store i8 1, i8* %a
20 ; CHECK-NEXT: ret i8 %y
29 ; CHECK-NEXT: load i8* %b
30 ; CHECK-NEXT: store i8 1, i8* %a
31 ; CHECK-NEXT: ret i8 %
    [all...]
  /external/swiftshader/third_party/LLVM/test/CodeGen/XCore/
ladd_lsub_combine.ll 13 ; CHECK-NEXT: ladd r1, r0, r1, r0, r2
14 ; CHECK-NEXT: retsp 0
26 ; CHECK-NEXT: lsub r1, r0, r1, r0, r2
27 ; CHECK-NEXT: neg r1, r1
28 ; CHECK-NEXT: retsp 0
39 ; CHECK-NEXT: ladd r2, r0, r0, r2, r3
40 ; CHECK-NEXT: add r1, r1, r2
41 ; CHECK-NEXT: retsp 0
52 ; CHECK-NEXT: ladd r1, r0, r0, r1, r3
53 ; CHECK-NEXT: add r1, r2, r
    [all...]
  /external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/
rsc.ll 29 ; ASM-NEXT:.LNegateI64$entry:
30 ; IASM-NEXT:.LNegateI64$entry:
34 ; ASM-NEXT: rsbs r0, r0, #0
35 ; DIS-NEXT: 0: e2700000
36 ; IASM-NEXT: .byte 0x0
37 ; IASM-NEXT: .byte 0x0
38 ; IASM-NEXT: .byte 0x70
39 ; IASM-NEXT: .byte 0xe2
41 ; ASM-NEXT: rsc r1, r1, #0
42 ; DIS-NEXT: 4: e2e1100
    [all...]
  /prebuilts/ndk/r16/sources/cxx-stl/llvm-libc++/test/std/containers/associative/map/map.ops/
find.pass.cpp 47 assert(r == next(m.begin()));
49 assert(r == next(m.begin(), 2));
51 assert(r == next(m.begin(), 3));
53 assert(r == next(m.begin(), 4));
55 assert(r == next(m.begin(), 5));
57 assert(r == next(m.begin(), 6));
59 assert(r == next(m.begin(), 7));
61 assert(r == next(m.begin(), 8));
80 assert(r == next(m.begin()));
82 assert(r == next(m.begin(), 2))
    [all...]

Completed in 802 milliseconds

<<51525354555657585960>>