/external/deqp/framework/delibs/debase/ |
deRandom.c | 45 * \brief Get a pseudo random uint32. 63 * \brief Get a pseudo random uint64. 74 * \brief Get a pseudo random float in range [0, 1[. 84 * \brief Get a pseudo random float in range [0, 1[. 96 * \brief Get a pseudo random boolean value (DE_FALSE or DE_TRUE).
|
/external/libpcap/ |
pcap-common.c | 504 * Various link-layer types, with a pseudo-header, for SITA 510 * Various link-layer types, with a pseudo-header, for Endace DAG cards; 538 * Bluetooth HCI UART transport layer (part H:4), with pseudo-header 554 * with no pseudo-header. 561 * pseudo-header prepended - zero means "received by this host", 576 * IPMB with a Linux-specific pseudo-header; as requested by Alexey Neyman 654 * DECT packets, with a pseudo-header; requested by 700 * Solaris ipnet pseudo-header; requested by Darren Reed <Darren.Reed@Sun.COM>. 702 * The pseudo-header starts with a one-byte version number; for version 2, 703 * the pseudo-header is [all...] |
/external/squashfs-tools/squashfs-tools/ |
Makefile | 113 MKSQUASHFS_OBJS = mksquashfs.o read_fs.o action.o swap.o pseudo.o compressor.o \ 231 sort.h pseudo.h compressor.h xattr.h action.h error.h progressbar.h \ 241 pseudo.o: pseudo.c pseudo.h error.h progressbar.h
|
/frameworks/base/tools/aapt/ |
pseudolocalize.cpp | 65 bool pseudo = ((mLastDepth % 2) == 0); local 67 if (!pseudo || depth == mLastDepth) { 73 if (pseudo) { 81 if (pseudo && depth < mLastDepth) { // End of message 83 } else if (!pseudo && depth > mLastDepth) { // Start of message
|
/frameworks/base/tools/aapt2/compile/ |
Pseudolocalizer.cpp | 112 bool pseudo = ((last_depth_ % 2) == 0); local 114 if (!pseudo || depth == last_depth_) { 120 if (pseudo) { 127 if (pseudo && depth < last_depth_) { // End of message 129 } else if (!pseudo && depth > last_depth_) { // Start of message
|
/prebuilts/ndk/r16/sources/third_party/shaderc/third_party/spirv-tools/source/ |
cfa.h | 294 // Compute the successors of the pseudo-entry block, and 295 // the predecessors of the pseudo exit block. 305 // we'll add an edge from B to the pseudo-exit node, rather than from A. 313 // Wire up the pseudo entry block. 323 // Wire up the pseudo exit block.
|
/toolchain/binutils/binutils-2.27/gas/doc/ |
c-cris.texi | 338 @cindex pseudo-ops, CRIS 340 @cindex CRIS pseudo-ops 342 There are a few CRIS-specific pseudo-directives in addition to 343 the generic ones. @xref{Pseudo Ops}. Constants emitted by 344 pseudo-directives are in little-endian order for CRIS. There is 350 @cindex pseudo-op .dword, CRIS 352 @cindex CRIS pseudo-op .dword 360 @cindex pseudo-op .syntax, CRIS 362 @cindex CRIS pseudo-op .syntax 399 @cindex pseudo-op .arch, CRI [all...] |
c-arm.texi | 963 An error occurs if the name is undefined. Note - this pseudo op can 1010 implements several pseudo opcodes, including several synthetic load 1015 @cindex @code{NOP} pseudo op, ARM 1021 This pseudo op will always evaluate to a legal ARM instruction that does 1024 @cindex @code{LDR reg,=<label>} pseudo op, ARM [all...] |
c-m68hc11.texi | 115 associated to the @samp{jbra}, @samp{jbsr} and @samp{jbXX} pseudo opcodes. 122 @samp{jbXX} pseudo opcodes. 410 @cindex pseudo-opcodes, M68HC11 411 @cindex M68HC11 pseudo-opcodes 415 Certain pseudo opcodes are permitted for branch instructions. 418 the start of Motorola mnemonic. These pseudo opcodes are not affected 421 The following table summarizes the pseudo-operations. 447 These are the simplest jump pseudo-operations; they always map to one 452 Here, @samp{jb@var{XX}} stands for an entire family of pseudo-operations, 454 list of pseudo-ops in this family is [all...] |
c-m68k.texi | 490 @cindex pseudo-opcodes, M680x0 491 @cindex M680x0 pseudo-opcodes 494 Certain pseudo opcodes are permitted for branch instructions. 499 The following table summarizes the pseudo-operations. A @code{*} flags 506 Pseudo-Op |BYTE WORD LONG ABSOLUTE LONG JUMP ** 524 These are the simplest jump pseudo-operations; they always map to one 534 pseudo-operations to have all operands that are allowed for jsr and jmp, 539 Here, @samp{j@var{XX}} stands for an entire family of pseudo-operations, 541 list of pseudo-ops in this family is: 547 Usually, each of these pseudo-operations expands to a single branc [all...] |
/prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/share/info/ |
as.info | 41 * Pseudo Ops:: Assembler Directives 383 file via the use of a `.set' pseudo-op. [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
PPCInstrInfo.td | 360 // Pseudo-instructions:
364 def ADJCALLSTACKDOWN : Pseudo<(outs), (ins u16imm:$amt), "",
366 def ADJCALLSTACKUP : Pseudo<(outs), (ins u16imm:$amt1, u16imm:$amt2), "",
370 def UPDATE_VRSAVE : Pseudo<(outs GPRC:$rD), (ins GPRC:$rS),
375 def DYNALLOC : Pseudo<(outs GPRC:$result), (ins GPRC:$negsize, memri:$fpsi), "",
383 def SELECT_CC_I4 : Pseudo<(outs GPRC:$dst), (ins CRRC:$cond, GPRC:$T, GPRC:$F,
386 def SELECT_CC_I8 : Pseudo<(outs G8RC:$dst), (ins CRRC:$cond, G8RC:$T, G8RC:$F,
389 def SELECT_CC_F4 : Pseudo<(outs F4RC:$dst), (ins CRRC:$cond, F4RC:$T, F4RC:$F,
392 def SELECT_CC_F8 : Pseudo<(outs F8RC:$dst), (ins CRRC:$cond, F8RC:$T, F8RC:$F,
395 def SELECT_CC_VRRC: Pseudo<(outs VRRC:$dst), (ins CRRC:$cond, VRRC:$T, VRRC:$F, [all...] |
/dalvik/dx/tests/087-ssa-local-vars/ |
expected.txt | 346 Blort.java:7@0004: Rop{move-result-pseudo [Ljava/lang/String; <- . flows} v15 354 Blort.java:8@000a: Rop{move-result-pseudo [Ljava/lang/Object; <- . flows} v17 362 Blort.java:13@0016: Rop{move-result-pseudo Ljava/io/PrintStream; <- . flows} 370 Blort.java:13@0019: Rop{move-result-pseudo Ljava/lang/String; <- . flows} v20 378 Blort.java:17@0024: Rop{move-result-pseudo I <- . flows} v31:I <- . 385 Blort.java:18@002b: Rop{move-result-pseudo N002bLjava/lang/String; <- . flows 401 Blort.java:20@003e: Rop{move-result-pseudo Ljava/io/PrintStream; <- . flows} 409 Blort.java:20@0041: Rop{move-result-pseudo Ljava/lang/String; <- . flows} v36 417 Blort.java:21@004b: Rop{move-result-pseudo I <- . flows} v39:I <- . 424 Blort.java:22@004f: Rop{move-result-pseudo Ljava/io/PrintStream; <- . flows} [all...] |
/toolchain/binutils/binutils-2.27/opcodes/ |
alpha-opc.c | 459 PSEUDO a stylized code form endorsed by Chapter A.4 of the 488 { "lda", MEM(0x08), BASE, { RA, MDISP, ZB } }, /* pseudo */ 490 { "ldah", MEM(0x09), BASE, { RA, MDISP, ZB } }, /* pseudo */ 494 MEM_MASK, BASE, { ZA } }, /* pseudo */ 501 { "sextl", OPR(0x10,0x00), BASE, ARG_OPRZ1 }, /* pseudo */ 502 { "sextl", OPRL(0x10,0x00), BASE, ARG_OPRLZ1 }, /* pseudo */ 507 { "negl", OPR(0x10,0x09), BASE, ARG_OPRZ1 }, /* pseudo */ 508 { "negl", OPRL(0x10,0x09), BASE, ARG_OPRLZ1 }, /* pseudo */ 525 { "negq", OPR(0x10,0x29), BASE, ARG_OPRZ1 }, /* pseudo */ 526 { "negq", OPRL(0x10,0x29), BASE, ARG_OPRLZ1 }, /* pseudo */ [all...] |
/dalvik/dx/src/com/android/dx/io/ |
Opcodes.java | 26 * pseudo-opcode used for nonstandard format payload "instructions". TODO: 33 * pseudo-opcode used to indicate there is no next opcode; used 274 * special pseudo-opcode value for packed-switch data payload 279 /** special pseudo-opcode value for packed-switch data payload 284 /** special pseudo-opcode value for fill-array-data data payload 318 * * SPECIAL_FORMAT or NO_NEXT -- pseudo-opcodes
|
/external/python/cpython2/Doc/library/ |
random.rst | 1 :mod:`random` --- Generate pseudo-random numbers 5 :synopsis: Generate pseudo-random numbers with various common distributions. 11 This module implements pseudo-random number generators for various 66 The pseudo-random generators of this module should not be used for 68 you require a cryptographically secure pseudo-random number generator. 349 pseudo-random number generator", Applied Statistics 31 (1982) 188-190.
|
/toolchain/binutils/binutils-2.27/gas/ |
cond.c | 1 /* cond.c - conditional assembly pseudo-ops, and .include 64 the .ifndef (test_defined == 0) pseudo op. */ 185 the .ifnb (test_blank == 0) pseudo op. */ 218 /* Get a string for the MRI IFC or IFNC pseudo-ops. */ 258 /* The MRI IFC and IFNC pseudo-ops. */ 510 /* We cannot ignore certain pseudo ops. */
|
/cts/apps/CtsVerifier/src/com/android/cts/verifier/sensors/renderers/ |
GLArrowSensorTestRenderer.java | 45 // The (pseudo)vector around which to rotate to align Z-axis with gravity. 196 * Computes the cross product of two vectors, storing the resulting pseudo-vector in out. All 201 * @param out the array into which to store the cross-product pseudo-vector's data
|
/external/gemmlowp/doc/ |
design.md | 39 So a typical GEMM, in pseudo-code, tends to look like this: 77 The pseudo-code overview of gemmlowp now looks like: 112 The reader can compare the above pseudo-code to the actual code in this file:
|
/external/llvm/docs/ |
BlockFrequencyTerminology.rst | 68 it's packaged up to act as a pseudo-node in its parent loop's (or the 100 its containing loop, if any), and each loop pseudo-node has a loop scale and 105 is the product of its mass, the mass of containing loops' pseudo nodes, and the
|
/external/llvm/lib/Target/ARM/ |
ARMScheduleSwift.td | 160 // Pseudo instructions. 524 // LDRLIT pseudo instructions, they expand to LDR + PICADD [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430InstrFormats.td | 48 def SizeSpecial : SizeVal<1>; // Special instruction, e.g. pseudo 206 // Pseudo instructions 207 class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
|
/external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
PPCMCTargetDesc.cpp | 192 llvm_unreachable("Unknown pseudo-op: .tc"); 199 llvm_unreachable("Unknown pseudo-op: .abiversion"); 202 llvm_unreachable("Unknown pseudo-op: .localentry");
|
/external/pdfium/third_party/libtiff/ |
tif_dir.h | 177 * Pseudo-tags don't normally need field bits since they are not written to an 179 * query a codec for a pseudo-tag so allocating a field bit for one is a 180 * waste. If codec wants to promote the notion of a pseudo-tag being ``set''
|
/external/swiftshader/third_party/LLVM/lib/Target/MSP430/ |
MSP430InstrFormats.td | 48 def SizeSpecial : SizeVal<1>; // Special instruction, e.g. pseudo 206 // Pseudo instructions 207 class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
|