HomeSort by relevance Sort by last modified time
    Searched full:pseudo (Results 551 - 575 of 3523) sorted by null

<<21222324252627282930>>

  /prebuilts/tools/common/m2/repository/com/google/protobuf/protobuf-java/3.0.0/include/google/protobuf/
duration.proto 50 // Example 1: Compute Duration from two Timestamps in pseudo code.
67 // Example 2: Compute Timestamp from Timestamp + Duration in pseudo code.
  /prebuilts/tools/darwin-x86_64/protoc/include/google/protobuf/
duration.proto 50 // Example 1: Compute Duration from two Timestamps in pseudo code.
67 // Example 2: Compute Timestamp from Timestamp + Duration in pseudo code.
  /toolchain/binutils/binutils-2.27/gas/config/
tc-m68k.h 92 /* On the Delta, dots are not required before pseudo-ops. */
168 /* We want .cfi_* pseudo-ops for generating unwind info. */
tc-ppc.c 226 /* The target specific pseudo-ops which we support. */
230 /* Pseudo-ops which must be overridden. */
234 /* Pseudo-ops specific to the RS/6000 XCOFF format. Some of these
280 /* Pseudo-ops specific to the Windows NT PowerPC PE (coff) format. */
974 /* The RS/6000 assembler uses the .csect pseudo-op to generate code
996 and variables. Symbols are put in the TOC with the .tc pseudo-op.
999 we see a .toc pseudo-op, and save the csect symbol here. */
    [all...]
obj-coff.c 51 /* This is used to hold the symbol built by a sequence of pseudo-ops
471 as_warn (_(".ln pseudo-op inside .def/.endef: ignored."));
520 as_warn (_(".loc pseudo-op inside .def/.endef: ignored."));
549 /* Handle the .ident pseudo-op. */
600 as_warn (_(".def pseudo-op used inside of .def/.endef: ignored."));
633 as_warn (_(".endef pseudo-op used outside of .def/.endef: ignored."));
867 as_warn (_(".dim pseudo-op used outside of .def/.endef: ignored."));
936 as_warn (_(".size pseudo-op used outside of .def/.endef ignored."));
951 as_warn (_(".scl pseudo-op used outside of .def/.endef ignored."));
968 as_warn (_(".tag pseudo-op used outside of .def/.endef ignored."))
    [all...]
tc-avr.h 75 allocation pseudo-op such as `.word'. You can use this to
81 allocation pseudo-op. */
198 /* 32 bits pseudo-addresses are used on AVR. */
  /toolchain/binutils/binutils-2.27/gas/doc/
c-score.texi 17 * SCORE-Pseudo:: SCORE Assembler Directives
82 @node SCORE-Pseudo
  /toolchain/binutils/binutils-2.27/include/opcode/
mmix.h 122 /* These are specials to handle that pseudo-directives are specified
124 specific pseudo-directive rather than the operands type. */
  /toolchain/binutils/binutils-2.27/opcodes/
ia64-opc-i.c 118 {"mov", I, OpX3XbIhWhTag13 (0, 7, 0, 0, 1, 0), {B1, R2}, PSEUDO, 0, NULL},
137 {"mov", I, FULL17 | OpX3 (0, 3) | FULL17, {PR, R2}, PSEUDO, 0, NULL},
160 PSEUDO | LEN_EQ_64MCNT, 0, NULL},
164 PSEUDO | LEN_EQ_64MCNT, 0, NULL},
168 PSEUDO | LEN_EQ_64MCNT, 0, NULL},
175 I2, OpX2TaTbYaXcC (5, 0, a, b, 1, 1, c), {P2, P1, IMMU5b}, PSEUDO, 0, NULL
197 I2, OpX2TaTbYaC (5, 0, a, b, c, d), {P2, P1, R3, POS6}, PSEUDO, 0, NULL
219 I2, OpX2TaTbYaC (5, 0, a, b, c, d), {P2, P1, R3}, PSEUDO, 0, NULL
ia64-opc-x.c 70 X0, OpBtypePaWhaDPr (0xC, 0, a, 0, b, 0), {TGT64}, PSEUDO, 0, NULL
81 X0, OpBtypePaWhaD (0xC, 0, a, b, c), {TGT64}, PSEUDO, 0, NULL
133 #define BRLP(a,b,c) X, OpPaWhaD (0xD, a, b, c), {B1, TGT64}, PSEUDO, 0, NULL
  /external/python/cpython3/Python/
random.c 49 /* Fill buffer with size pseudo-random bytes generated by the Windows CryptoGen
192 /* Fill buffer with size pseudo-random bytes generated by getentropy():
400 /* Fill buffer with pseudo-random bytes generated by a linear congruent
507 /* Fill buffer with size pseudo-random bytes from the operating system random
522 /* Fill buffer with size pseudo-random bytes from the operating system random
  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
ARMRegisterInfo.td 153 // Pseudo 256-bit registers to represent pairs of Q registers. These should
172 // Pseudo 512-bit registers to represent four consecutive Q registers.
238 // via the BadReg() pseudo-code description.
319 // Pseudo 256-bit vector register class to model pairs of Q registers
337 // Pseudo 512-bit vector register class to model 4 consecutive Q registers
  /external/swiftshader/third_party/LLVM/lib/Target/Blackfin/
BlackfinInstrInfo.td 132 // Pseudo instructions.
133 class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
137 def ADJCALLSTACKDOWN : Pseudo<(outs), (ins i32imm:$amt),
140 def ADJCALLSTACKUP : Pseudo<(outs), (ins i32imm:$amt1, i32imm:$amt2),
203 // Pseudo-instruction for loading a general 32-bit constant.
204 def LOAD32imm: Pseudo<(outs GR:$dst), (ins i32imm:$src),
208 def LOAD32sym: Pseudo<(outs GR:$dst), (ins i32imm:$src),
234 // Pseudo-instruction for loading a stack slot
235 def LOAD32fi: Pseudo<(outs DP:$dst), (ins MEMii:$mem),
240 def LOAD16fi: Pseudo<(outs D16:$dst), (ins MEMii:$mem)
    [all...]
  /external/clang/tools/libclang/
CXCursor.h 158 /// \brief Create a "pseudo" macro expansion cursor, using a macro definition
164 /// for a normal macro expansion cursor or a "pseudo" one.
166 /// "Pseudo" macro expansion cursors (essentially a macro definition along with
  /external/llvm/lib/Target/Hexagon/
HexagonScheduleV4.td 31 // Endloop is a pseudo instruction that is encoded with 2 bits in a packet
37 def PSEUDO : InstrItinClass;
192 InstrItinData<PSEUDO , [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>]>,
  /external/rappor/client/java/com/google/android/rappor/
HmacDrbg.java 212 * Returns the next length pseudo-random bytes.
221 * Fills the output vector with pseudo-random bytes.
228 * Fills out[start] through out[start+count-1] (inclusive) with pseudo-random bytes.
  /external/selinux/secilc/docs/
cil_file_labeling_statements.md 129 <li><p><code>task</code> - For pseudo filesystems supporting task related services such as pipes and sockets.</p></li>
130 <li><p><code>trans</code> - For pseudo filesystems such as pseudo terminals and temporary objects.</p></li>
  /external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/
mov-const.ll 54 ; ASM-NEXT: # [sp, #4088] = def.pseudo
86 ; ASM-NEXT: # [sp, #4084] = def.pseudo
144 ; ASM-NEXT: # [sp, #4084] = def.pseudo
  /external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/
nop-insertion.ll 161 ; ARM110P2-NEXT: # [sp, #32] = def.pseudo
171 ; ARM110P2-NEXT: # [sp, #16] = def.pseudo
196 ; ARM110P2-NEXT: # [sp] = def.pseudo
  /prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/lib/gcc/x86_64-w64-mingw32/4.8.3/plugin/include/
reg-notes.def 49 parameter to a pseudo-register, if there is a memory address which
50 could be used to hold that pseudo-register throughout the function. */
217 pseudo reg. */
  /prebuilts/go/darwin-x86/src/crypto/tls/
prf.go 47 // prf10 implements the TLS 1.0 pseudo-random function, as defined in RFC 2246, section 5.
66 // prf12 implements the TLS 1.2 pseudo-random function, as defined in RFC 5246, section 5.
77 // prf30 implements the SSL 3.0 pseudo-random function, as defined in
  /prebuilts/go/linux-x86/src/crypto/tls/
prf.go 47 // prf10 implements the TLS 1.0 pseudo-random function, as defined in RFC 2246, section 5.
66 // prf12 implements the TLS 1.2 pseudo-random function, as defined in RFC 5246, section 5.
77 // prf30 implements the SSL 3.0 pseudo-random function, as defined in
  /external/swiftshader/third_party/LLVM/lib/Target/Mips/
MipsInstrInfo.td 349 Operand MemOpnd, bit Pseudo>:
353 let isPseudo = Pseudo;
357 Operand MemOpnd, bit Pseudo>:
361 let isPseudo = Pseudo;
366 bit Pseudo = 0> {
367 def #NAME# : LoadM<op, instr_asm, OpNode, CPURegs, mem, Pseudo>,
369 def _P8 : LoadM<op, instr_asm, OpNode, CPURegs, mem64, Pseudo>,
375 bit Pseudo = 0> {
376 def #NAME# : LoadM<op, instr_asm, OpNode, CPU64Regs, mem, Pseudo>,
378 def _P8 : LoadM<op, instr_asm, OpNode, CPU64Regs, mem64, Pseudo>,
    [all...]
  /toolchain/binutils/binutils-2.27/gas/
read.c 188 This is used by some of the MRI pseudo-ops. */
196 /* In MRI mode, after a dc.b pseudo-op with an odd number of bytes, we
197 need to align to an even byte boundary unless the next pseudo-op is
295 /* Set up pseudo-op tables. */
521 as_fatal (_("error constructing %s pseudo-op table: %s"), pop_table_name,
543 /* Do the target-specific pseudo ops. */
946 pseudo-op specially: we don't want to put the
985 /* Want user-defined label or pseudo/opcode. */
996 [In case of pseudo-op, s->'.'.]
1049 /* Expect pseudo-op or machine instruction. *
    [all...]
  /build/blueprint/
doc.go 34 // A Blueprints file is a list of modules in a pseudo-python data format, where

Completed in 1425 milliseconds

<<21222324252627282930>>