HomeSort by relevance Sort by last modified time
    Searched full:vixl (Results 51 - 75 of 2889) sorted by null

1 23 4 5 6 7 8 91011>>

  /external/vixl/benchmarks/aarch64/
bench-dataop.cc 1 // Copyright 2014, VIXL authors
28 #include "globals-vixl.h"
33 using namespace vixl;
34 using namespace vixl::aarch64;
bench-branch-link-masm.cc 1 // Copyright 2015, VIXL authors
28 #include "globals-vixl.h"
33 using namespace vixl::aarch64;
  /external/vixl/src/
utils-vixl.cc 1 // Copyright 2015, VIXL authors
29 #include "utils-vixl.h"
31 namespace vixl { namespace
150 } // namespace vixl
code-buffer-vixl.cc 1 // Copyright 2017, VIXL authors
31 #include "code-buffer-vixl.h"
32 #include "utils-vixl.h"
34 namespace vixl { namespace
191 } // namespace vixl
code-buffer-vixl.h 1 // Copyright 2017, VIXL authors
32 #include "globals-vixl.h"
33 #include "utils-vixl.h"
35 namespace vixl { namespace
189 } // namespace vixl
  /external/vixl/test/
test-runner.h 1 // Copyright 2014, VIXL authors
30 #include "utils-vixl.h"
32 namespace vixl { namespace
107 } // namespace vixl
  /art/compiler/utils/arm/
assembler_arm_vixl.h 31 // TODO(VIXL): Make VIXL compile with -Wshadow and remove pragmas.
37 namespace vixl32 = vixl::aarch32;
72 // VIXL will never generate flag setting versions (for example, adds
143 if (vixl::VFP::IsImmFP64(imm)) {
223 vixl::aarch32::FlagsUpdate update_flags = vixl::aarch32::DontCare);
243 vixl::aarch32::Literal<T>* CreateLiteralDestroyedWithPool(T value) {
244 vixl::aarch32::Literal<T>* literal =
245 new vixl::aarch32::Literal<T>(value
    [all...]
  /art/simulator/
code_simulator_arm64.cc 21 using namespace vixl::aarch64; // NOLINT(build/namespaces)
26 // VIXL has not been tested on 32bit architectures, so Simulator is not always
  /external/vixl/examples/aarch64/
custom-disassembler.h 1 // Copyright 2014, VIXL authors
32 using namespace vixl::aarch64;
  /external/vixl/src/aarch64/
disasm-aarch64.h 1 // Copyright 2015, VIXL authors
30 #include "../globals-vixl.h"
31 #include "../utils-vixl.h"
37 namespace vixl { namespace
90 // buffer. They are currently not used by VIXL.
181 } // namespace vixl
  /prebuilts/vndk/v27/x86/arch-x86-x86/shared/vndk-core/
libvixl-arm.so 
  /prebuilts/vndk/v27/x86_64/arch-x86-x86_64/shared/vndk-core/
libvixl-arm.so 
  /external/vixl/benchmarks/aarch32/
bench-branch-link-masm.cc 1 // Copyright 2016, VIXL authors
35 using namespace vixl;
36 using namespace vixl::aarch32;
bench-branch-masm.cc 1 // Copyright 2016, VIXL authors
35 using namespace vixl;
36 using namespace vixl::aarch32;
bench-dataop.cc 1 // Copyright 2016, VIXL authors
35 using namespace vixl;
36 using namespace vixl::aarch32;
bench-literal.cc 1 // Copyright 2017, VIXL authors
35 using namespace vixl;
36 using namespace vixl::aarch32;
  /external/vixl/examples/aarch32/
examples.h 1 // Copyright 2015, VIXL authors
44 using namespace vixl;
45 using namespace vixl::aarch32;
abs.cc 1 // Copyright 2016, VIXL authors
52 // There is no simulator defined for VIXL AArch32.
getting-started.cc 1 // Copyright 2016, VIXL authors
54 // There is no simulator defined for VIXL AArch32.
  /external/vixl/test/aarch32/config/
template-assembler-negative-aarch32.cc.in 1 // Copyright 2017, VIXL authors
44 namespace vixl {
129 } // namespace vixl
  /external/vixl/test/aarch64/
test-abi.cc 1 // Copyright 2016, VIXL authors
40 namespace vixl { namespace
113 } // namespace vixl::aarch64
test-fuzz-aarch64.cc 1 // Copyright 2014, VIXL authors
37 namespace vixl { namespace
121 } // namespace vixl
  /external/vixl/tools/
verify_assembler_traces.py 3 # Copyright 2016, VIXL authors
37 You may run the script with no arguments from VIXL's top-level directory as long
107 The script will finally extract the encoding and compare it to what VIXL
138 for LLVM. VIXL's test generation framework will print instruction
284 # However, VIXL does not do this. These rules specifically add the `.w`
312 # VIXL may have generated more than one instruction seperated by ';'
368 encoded them the same way as VIXL. `triple` allows us to specify either
401 # due to IT instructions preceding every instruction under test. VIXL's
411 # Check the encodings from LLVM are identical to VIXL's.
421 VIXL: {vixl
424 vixl=vixl_encodings[i])) variable
    [all...]
  /prebuilts/abi-dumps/vndk/28/32/arm_armv7-a-neon/source-based/
libvixl-arm.so.lsdump.gz 
  /art/compiler/trampolines/
trampoline_compiler.cc 61 using vixl::aarch32::MemOperand;
62 using vixl::aarch32::pc;
63 using vixl::aarch32::r0;
71 vixl::aarch32::UseScratchRegisterScope temps(assembler.GetVIXLAssembler());
72 const vixl::aarch32::Register temp_reg = temps.Acquire();
74 // VIXL will use the destination as a scratch register if

Completed in 289 milliseconds

1 23 4 5 6 7 8 91011>>