HomeSort by relevance Sort by last modified time
    Searched refs:ABI (Results 201 - 225 of 687) sorted by null

1 2 3 4 5 6 7 891011>>

  /test/suite_harness/common/host-side/tradefed/tests/src/com/android/compatibility/common/tradefed/result/
ConsoleReporterTest.java 45 private static final String ABI = "mips64";
46 private static final String ID = AbiUtils.createId(ABI, NAME);
47 private static final String ID2 = AbiUtils.createId(ABI, NAME2);
MetadataReporterTest.java 48 private static final String ABI = "mips64";
49 private static final String ID = AbiUtils.createId(ABI, NAME);
  /external/llvm/test/MC/Mips/
mips_abi_flags_xx.s 5 # RUN: llvm-readobj -sections -section-data -section-relocations -mips-abi-flags - | \
9 # RUN: llvm-readobj -sections -section-data -section-relocations -mips-abi-flags - | \
13 # RUN: llvm-readobj -sections -section-data -section-relocations -mips-abi-flags - | \
16 # RUN: llvm-mc /dev/null -arch=mips -mcpu=octeon -target-abi n64 -filetype=obj -o - | \
17 # RUN: llvm-readobj -sections -section-data -section-relocations -mips-abi-flags - | \
39 # CHECK-OBJ: MIPS ABI Flags {
48 # CHECK-OBJ-32R1-NEXT: FP ABI: Hard float (32-bit CPU, Any FPU) (0x5)
49 # CHECK-OBJ-32R6-NEXT: FP ABI: Hard float (32-bit CPU, Any FPU) (0x5)
50 # CHECK-OBJ-64R2-NEXT: FP ABI: Hard float (double precision) (0x1)
mips_abi_flags_xx_set.s 5 # RUN: llvm-readobj -sections -section-data -section-relocations -mips-abi-flags - | \
28 # CHECK-OBJ: MIPS ABI Flags {
34 # CHECK-OBJ-NEXT: FP ABI: Hard float (32-bit CPU, Any FPU) (0x5)
  /toolchain/binutils/binutils-2.27/gas/testsuite/gas/sh/sh64/
movi32-1.d 1 #as: --isa=shmedia --abi=32
4 #name: MOVI expansion, 32-bit ABI.
movi32-2.d 1 #as: --isa=shmedia --abi=32
4 #name: MOVI expansion of local symbols with relocs, 32-bit ABI.
movi64-2.d 1 #as: --isa=shmedia --abi=64
3 #name: MOVI expansion, 64-bit ABI, 64-bit subset.
ptext32-noexp-1.d 1 #as: --isa=shmedia --abi=32 -no-expand
4 #name: PT, PTA, PTB non-expansion for external symbols, 32-bit ABI.
ptext64-noexp-1.d 1 #as: --isa=shmedia --abi=64 -no-expand
4 #name: PT, PTA, PTB non-expansion for external symbols, 64-bit ABI.
rel32-5.d 1 #as: --abi=32
4 #name: MOVI: PC-relative reloc within .text, 32-bit ABI.
datal32-1.d 1 #as: --abi=32
4 #name: DataLabel redundant local use, SHmedia 32-bit ABI
datal64-1.d 1 #as: --abi=64
4 #name: DataLabel redundant local use, SHmedia 64-bit ABI
movi64-1.d 1 #as: --isa=shmedia --abi=64
4 #name: MOVI expansion, 64-bit ABI, 32-bit subset.
movi64-3.d 1 #as: --isa=shmedia --abi=64
4 #name: MOVI expansion of local symbols with relocs, 64-bit ABI.
ptext32-1.d 1 #as: --isa=shmedia --abi=32
4 #name: PT, PTA, PTB expansion for external symbols, 32-bit ABI.
ptext64-32-1.d 1 #as: --isa=shmedia --abi=64 -expand-pt32
4 #name: PT, PTA, PTB expansion for external symbols, 64-bit ABI with -expand-pt32.
rel64-5.d 1 #as: --abi=64
4 #name: MOVI: PC-relative reloc within .text, 64-bit ABI.
shift64-2.d 1 #as: --abi=64
4 #name: Shift expressions, 64-bit ABI, 64-bit subset.
  /external/libunwind/src/mips/
offsets.h 6 for a local unwinder, so we can use the compile-time ABI. At a later date
47 #error Unsupported ABI
  /external/llvm/lib/Target/ARM/
ARMTargetMachine.cpp 78 "Unknown target-abi option!");
127 auto ABI = computeTargetABI(TT, CPU, Options);
143 if (ABI != ARMBaseTargetMachine::ARM_ABI_APCS)
146 // We have 64 bits floats. The APCS ABI requires them to be aligned to 32
148 if (ABI == ARMBaseTargetMachine::ARM_ABI_APCS)
151 // We have 128 and 64 bit vectors. The APCS ABI aligns them to 32 bits, others
153 if (ABI == ARMBaseTargetMachine::ARM_ABI_APCS)
155 else if (ABI != ARMBaseTargetMachine::ARM_ABI_AAPCS16)
167 if (TT.isOSNaCl() || ABI == ARMBaseTargetMachine::ARM_ABI_AAPCS16)
169 else if (ABI == ARMBaseTargetMachine::ARM_ABI_AAPCS
    [all...]
  /external/llvm/lib/Target/Mips/
MipsRegisterInfo.cpp 52 MipsABIInfo ABI = MF.getSubtarget<MipsSubtarget>().getABI();
57 return ABI.ArePtrs64bit() ? &Mips::GPR64RegClass : &Mips::GPR32RegClass;
59 return ABI.ArePtrs64bit() ? &Mips::GPRMM16_64RegClass
62 return ABI.ArePtrs64bit() ? &Mips::SP64RegClass : &Mips::SP32RegClass;
64 return ABI.ArePtrs64bit() ? &Mips::GP64RegClass : &Mips::GP32RegClass;
313 // to that of the stack's alignment as specified by the ABI. As a result,
MipsTargetStreamer.h 155 // This method enables template classes to set internal abi flags
159 ABI = P.getABI();
165 assert(ABI.hasValue() && "ABI hasn't been set!");
166 return *ABI;
170 llvm::Optional<MipsABIInfo> ABI;
  /test/suite_harness/common/host-side/tradefed/src/com/android/compatibility/common/tradefed/targetprep/
DeviceInfoCollector.java 44 private static final String ABI = "ro.product.cpu.abi";
93 DevicePropertyInfo devicePropertyInfo = new DevicePropertyInfo(ABI, ABI2, ABIS, ABIS_32,
  /external/llvm/lib/Analysis/
DemandedBits.cpp 345 auto ABI = AliveBits.find(I);
346 if (ABI != AliveBits.end())
347 ABPrev = ABI->second;
350 if (ABNew != ABPrev || ABI == AliveBits.end()) {
  /prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/
roapi.h 73 namespace ABI {

Completed in 346 milliseconds

1 2 3 4 5 6 7 891011>>