| /toolchain/binutils/binutils-2.27/gas/testsuite/gas/mips/ |
| mips32r5@isa-override-2.l | 2 .*:5: Error: opcode not supported on this processor: mips32r5 \(mips32r5\) `dli \$2,0x9000000080000000'
3 .*:10: Error: opcode not supported on this processor: mips32r5 \(mips32r5\) `dli \$2,0x9000000080000000'
4 .*:13: Error: opcode not supported on this processor: mips32r5 \(mips32r5\) `dli \$2,0x9000000080000000'
|
| elf_arch_mips32r5.d | 1 # name: ELF MIPS32r5 markings
4 # as: -32 -march=mips32r5
11 ISA: MIPS32r5
|
| r5.d | 2 #name: Test MIPS32r5 instructions
|
| elf_arch_mips32r6.d | 1 # name: ELF MIPS32r5 markings
|
| mips.exp | 446 mips_arch_create mips32r5 32 mips32r3 { fpisa3 fpisa4 fpisa5 ror } \
447 { -march=mips32r5 -mtune=mips32r5 } \
450 mips_arch_create mips32r6 32 mips32r5 { fpisa3 fpisa4 fpisa5 ror } \
465 mips_arch_create mips64r5 64 mips64r3 { mips32r5 ror } \
[all...] |
| /external/llvm/test/MC/Mips/mips32r5/ |
| invalid-mips64r2.s | 4 # RUN: -mcpu=mips32r5 2>%t1
|
| abiflags.s | 1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32r5 | \
4 # RUN: llvm-mc %s -arch=mips -mcpu=mips32r5 -filetype=obj -o - | \
|
| valid-xfail.s | 5 # RUN: not llvm-mc %s -triple=mips-unknown-linux -show-encoding -mcpu=mips32r5 | not FileCheck %s
|
| /external/llvm/test/MC/Mips/ |
| set-mips-directives.s | 24 .set mips32r5
60 # CHECK: .set mips32r5
|
| rotations32-bad.s | 7 # RUN: not llvm-mc %s -arch=mips -mcpu=mips32r5 -show-encoding 2> %t1
|
| set-arch.s | 23 .set arch=mips32r5
|
| set-mips-directives-bad.s | 28 .set mips32r5
|
| /external/llvm/test/MC/Disassembler/Mips/mips32r5/ |
| invalid-xfail.txt | 1 # RUN: llvm-mc %s -triple=mips-unknown-linux -disassemble -mcpu=mips32r5 | FileCheck %s
|
| valid-xfail.txt | 1 # RUN: llvm-mc %s -triple=mips-unknown-linux -disassemble -mcpu=mips32r5 | FileCheck %s
|
| /external/llvm/test/MC/Mips/eva/ |
| invalid-noeva.s | 7 # RUN: not llvm-mc %s -triple=mips64-unknown-linux -show-encoding -mcpu=mips32r5 2>%t1
|
| /external/clang/test/Driver/ |
| mips-ias-Wa.s | 91 // RUN: %clang -target mips-linux-gnu -### -fintegrated-as -c %s -Wa,-mips32r5 2>&1 | \
92 // RUN: FileCheck -check-prefix=MIPS32R5 %s
93 // MIPS32R5: -cc1as
94 // MIPS32R5: "-target-feature" "+mips32r5"
|
| /external/llvm/lib/Target/Mips/ |
| Mips.td | 130 def FeatureMips32r5 : SubtargetFeature<"mips32r5", "MipsArchVersion",
131 "Mips32r5", "Mips32r5 ISA Support",
198 def : Proc<"mips32r5", [FeatureMips32r5]>;
|
| MipsSubtarget.h | 41 Mips1, Mips2, Mips32, Mips32r2, Mips32r3, Mips32r5, Mips32r6, Mips32Max,
205 return (MipsArchVersion >= Mips32r5 && MipsArchVersion < Mips32Max) ||
|
| /external/llvm/test/CodeGen/Mips/ |
| check-adde-redundant-moves.ll | 5 ; RUN: llc < %s -march=mips -mcpu=mips32r5 | FileCheck %s -check-prefixes=ALL,GP32
|
| /art/runtime/arch/mips/ |
| instruction_set_features_mips_test.cc | 74 InstructionSetFeatures::FromVariant(InstructionSet::kMips, "mips32r5", &error_msg));
123 InstructionSetFeatures::FromVariant(InstructionSet::kMips, "mips32r5", &error_msg));
|
| asm_support_mips.S | 68 /* mips32r5 & mips32r6 have mthc1 op, and have 64-bit fp regs,
|
| /external/llvm/test/CodeGen/Mips/llvm-ir/ |
| indirectbr.ll | 6 ; RUN: llc -march=mips -mcpu=mips32r5 -asm-show-inst < %s | FileCheck %s -check-prefixes=ALL,NOT-R6
|
| udiv.ll | 9 ; RUN: llc < %s -march=mips -mcpu=mips32r5 -relocation-model=pic | FileCheck %s \
|
| call.ll | 7 ; RUN: llc -march=mips -mcpu=mips32r5 -relocation-model=pic -enable-mips-tail-calls < %s | FileCheck %s -check-prefixes=ALL,O32,NOT-R6C
|
| /external/llvm/test/MC/Disassembler/Mips/eva/ |
| valid_preR6-eva.txt | 3 # RUN: llvm-mc --disassemble %s -triple=mips64-unknown-linux -mcpu=mips32r5 -mattr=eva | FileCheck %s
|
