Home | History | Annotate | Download | only in AsmParser

Lines Matching refs:TmpInst

6832     MCInst TmpInst;
6833 TmpInst.setOpcode(Opcode);
6834 TmpInst.addOperand(Inst.getOperand(0));
6835 TmpInst.addOperand(Inst.getOperand(1));
6836 TmpInst.addOperand(Inst.getOperand(1));
6837 TmpInst.addOperand(MCOperand::createReg(0));
6838 TmpInst.addOperand(MCOperand::createImm(0));
6839 TmpInst.addOperand(Inst.getOperand(2));
6840 TmpInst.addOperand(Inst.getOperand(3));
6841 Inst = TmpInst;
6850 MCInst TmpInst;
6851 TmpInst.setOpcode(Opcode);
6852 TmpInst.addOperand(Inst.getOperand(1));
6853 TmpInst.addOperand(Inst.getOperand(0));
6854 TmpInst.addOperand(Inst.getOperand(1));
6855 TmpInst.addOperand(MCOperand::createReg(0));
6856 TmpInst.addOperand(MCOperand::createImm(0));
6857 TmpInst.addOperand(Inst.getOperand(2));
6858 TmpInst.addOperand(Inst.getOperand(3));
6859 Inst = TmpInst;
6868 MCInst TmpInst;
6869 TmpInst.setOpcode(ARM::ADR);
6870 TmpInst.addOperand(Inst.getOperand(0));
6875 TmpInst.addOperand(MCOperand::createImm(
6892 TmpInst.addOperand(MCOperand::createExpr(FixupAddr));
6894 TmpInst.addOperand(Inst.getOperand(3));
6895 TmpInst.addOperand(Inst.getOperand(4));
6896 Inst = TmpInst;
6928 MCInst TmpInst;
6930 TmpInst.setOpcode(ARM::LDRi12);
6932 TmpInst.setOpcode(ARM::tLDRpci);
6934 TmpInst.setOpcode(ARM::t2LDRpci);
6950 TmpInst.setOpcode(ARM::MOVi);
6954 TmpInst.setOpcode(ARM::MVNi);
6958 TmpInst.setOpcode(ARM::MOVi16);
6968 TmpInst.setOpcode(ARM::t2MOVi);
6971 TmpInst.setOpcode(ARM::t2MVNi);
6976 TmpInst.setOpcode(ARM::t2MOVi16);
6983 TmpInst.addOperand(Inst.getOperand(0)); // Rt
6984 TmpInst.addOperand(MCOperand::createImm(Value)); // Immediate
6985 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
6986 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
6988 TmpInst.addOperand(MCOperand::createReg(0)); // S
6989 Inst = TmpInst;
6997 TmpInst.addOperand(Inst.getOperand(0)); // Rt
6998 TmpInst.addOperand(MCOperand::createExpr(CPLoc)); // offset to constpool
6999 if (TmpInst.getOpcode() == ARM::LDRi12)
7000 TmpInst.addOperand(MCOperand::createImm(0)); // unused offset
7001 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
7002 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7003 Inst = TmpInst;
7010 MCInst TmpInst;
7014 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7015 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7016 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7017 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7018 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7019 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7020 TmpInst.addOperand(Inst.getOperand(1)); // lane
7021 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7022 TmpInst.addOperand(Inst.getOperand(6));
7023 Inst = TmpInst;
7032 MCInst TmpInst;
7036 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7037 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7038 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7039 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7040 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7041 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7042 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7044 TmpInst.addOperand(Inst.getOperand(1)); // lane
7045 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7046 TmpInst.addOperand(Inst.getOperand(6));
7047 Inst = TmpInst;
7056 MCInst TmpInst;
7060 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7061 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7062 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7063 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7064 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7065 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7066 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7068 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7070 TmpInst.addOperand(Inst.getOperand(1)); // lane
7071 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7072 TmpInst.addOperand(Inst.getOperand(6));
7073 Inst = TmpInst;
7082 MCInst TmpInst;
7086 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7087 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7088 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7089 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7090 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7091 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7092 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7094 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7096 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7098 TmpInst.addOperand(Inst.getOperand(1)); // lane
7099 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7100 TmpInst.addOperand(Inst.getOperand(6));
7101 Inst = TmpInst;
7108 MCInst TmpInst;
7112 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7113 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7114 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7115 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7116 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7117 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7118 TmpInst.addOperand(Inst.getOperand(1)); // lane
7119 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7120 TmpInst.addOperand(Inst.getOperand(5));
7121 Inst = TmpInst;
7130 MCInst TmpInst;
7134 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7135 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7136 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7137 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7138 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7139 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7140 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7142 TmpInst.addOperand(Inst.getOperand(1)); // lane
7143 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7144 TmpInst.addOperand(Inst.getOperand(5));
7145 Inst = TmpInst;
7154 MCInst TmpInst;
7158 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7159 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7160 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7161 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7162 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7163 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7164 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7166 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7168 TmpInst.addOperand(Inst.getOperand(1)); // lane
7169 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7170 TmpInst.addOperand(Inst.getOperand(5));
7171 Inst = TmpInst;
7180 MCInst TmpInst;
7184 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7185 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7186 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7187 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7188 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7189 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7190 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7192 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7194 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7196 TmpInst.addOperand(Inst.getOperand(1)); // lane
7197 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7198 TmpInst.addOperand(Inst.getOperand(5));
7199 Inst = TmpInst;
7206 MCInst TmpInst;
7210 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7211 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7212 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7213 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7214 TmpInst.addOperand(Inst.getOperand(1)); // lane
7215 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7216 TmpInst.addOperand(Inst.getOperand(5));
7217 Inst = TmpInst;
7226 MCInst TmpInst;
7230 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7231 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7232 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7233 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7234 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7236 TmpInst.addOperand(Inst.getOperand(1)); // lane
7237 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7238 TmpInst.addOperand(Inst.getOperand(5));
7239 Inst = TmpInst;
7248 MCInst TmpInst;
7252 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7253 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7254 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7255 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7256 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7258 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7260 TmpInst.addOperand(Inst.getOperand(1)); // lane
7261 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7262 TmpInst.addOperand(Inst.getOperand(5));
7263 Inst = TmpInst;
7272 MCInst TmpInst;
7276 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7277 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7278 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7279 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7280 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7282 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7284 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7286 TmpInst.addOperand(Inst.getOperand(1)); // lane
7287 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7288 TmpInst.addOperand(Inst.getOperand(5));
7289 Inst = TmpInst;
7297 MCInst TmpInst;
7301 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7302 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7303 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7304 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7305 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7306 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7307 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7308 TmpInst.addOperand(Inst.getOperand(1)); // lane
7309 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7310 TmpInst.addOperand(Inst.getOperand(6));
7311 Inst = TmpInst;
7320 MCInst TmpInst;
7324 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7325 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7326 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7328 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7329 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7330 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7331 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7332 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7333 TmpInst
7335 TmpInst.addOperand(Inst.getOperand(1)); // lane
7336 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7337 TmpInst.addOperand(Inst.getOperand(6));
7338 Inst = TmpInst;
7347 MCInst TmpInst;
7351 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7352 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7353 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7355 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7357 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7358 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7359 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7360 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7361 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7362 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7364 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7366 TmpInst.addOperand(Inst.getOperand(1)); // lane
7367 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7368 TmpInst.addOperand(Inst.getOperand(6));
7369 Inst = TmpInst;
7378 MCInst TmpInst;
7382 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7383 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7384 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7386 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7388 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7390 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7391 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7392 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7393 TmpInst.addOperand(Inst.getOperand(4)); // Rm
7394 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7395 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7397 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7399 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7401 TmpInst.addOperand(Inst.getOperand(1)); // lane
7402 TmpInst.addOperand(Inst.getOperand(5)); // CondCode
7403 TmpInst.addOperand(Inst.getOperand(6));
7404 Inst = TmpInst;
7411 MCInst TmpInst;
7415 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7416 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7417 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7418 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7419 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7420 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7421 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7422 TmpInst.addOperand(Inst.getOperand(1)); // lane
7423 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7424 TmpInst.addOperand(Inst.getOperand(5));
7425 Inst = TmpInst;
7434 MCInst TmpInst;
7438 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7439 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7440 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7442 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7443 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7444 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7445 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7446 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7447 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7449 TmpInst.addOperand(Inst.getOperand(1)); // lane
7450 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7451 TmpInst.addOperand(Inst.getOperand(5));
7452 Inst = TmpInst;
7461 MCInst TmpInst;
7465 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7466 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7467 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7469 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7471 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7472 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7473 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7474 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7475 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7476 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7478 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7480 TmpInst.addOperand(Inst.getOperand(1)); // lane
7481 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7482 TmpInst.addOperand(Inst.getOperand(5));
7483 Inst = TmpInst;
7492 MCInst TmpInst;
7496 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7497 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7498 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7500 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7502 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7504 TmpInst.addOperand(Inst.getOperand(2)); // Rn_wb
7505 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7506 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7507 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7508 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7509 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7511 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7513 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7515 TmpInst.addOperand(Inst.getOperand(1)); // lane
7516 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7517 TmpInst.addOperand(Inst.getOperand(5));
7518 Inst = TmpInst;
7525 MCInst TmpInst;
7529 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7530 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7531 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7532 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7533 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7534 TmpInst.addOperand(Inst.getOperand(1)); // lane
7535 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7536 TmpInst.addOperand(Inst.getOperand(5));
7537 Inst = TmpInst;
7546 MCInst TmpInst;
7550 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7551 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7552 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7554 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7555 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7556 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7557 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7559 TmpInst.addOperand(Inst.getOperand(1)); // lane
7560 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7561 TmpInst.addOperand(Inst.getOperand(5));
7562 Inst = TmpInst;
7571 MCInst TmpInst;
7575 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7576 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7577 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7579 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7581 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7582 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7583 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7584 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7586 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7588 TmpInst.addOperand(Inst.getOperand(1)); // lane
7589 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7590 TmpInst.addOperand(Inst.getOperand(5));
7591 Inst = TmpInst;
7600 MCInst TmpInst;
7604 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7605 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7606 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7608 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7610 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7612 TmpInst.addOperand(Inst.getOperand(2)); // Rn
7613 TmpInst.addOperand(Inst.getOperand(3)); // alignment
7614 TmpInst.addOperand(Inst.getOperand(0)); // Tied operand src (== Vd)
7615 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7617 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7619 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7621 TmpInst.addOperand(Inst.getOperand(1)); // lane
7622 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7623 TmpInst.addOperand(Inst.getOperand(5));
7624 Inst = TmpInst;
7635 MCInst TmpInst;
7637 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7638 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7639 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7641 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7643 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7644 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7645 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7646 TmpInst.addOperand(Inst.getOperand(4));
7647 Inst = TmpInst;
7657 MCInst TmpInst;
7659 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7660 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7661 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7663 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7665 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7666 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7667 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7668 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7669 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7670 TmpInst.addOperand(Inst.getOperand(4));
7671 Inst = TmpInst;
7681 MCInst TmpInst;
7683 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7684 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7685 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7687 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7689 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7690 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7691 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7692 TmpInst.addOperand(Inst.getOperand(3)); // Rm
7693 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7694 TmpInst.addOperand(Inst.getOperand(5));
7695 Inst = TmpInst;
7706 MCInst TmpInst;
7708 TmpInst
7709 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7710 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7712 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7714 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7715 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7716 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7717 TmpInst.addOperand(Inst.getOperand(4));
7718 Inst = TmpInst;
7728 MCInst TmpInst;
7730 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7731 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7732 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7734 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7736 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7737 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7738 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7739 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7740 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7741 TmpInst.addOperand(Inst.getOperand(4));
7742 Inst = TmpInst;
7752 MCInst TmpInst;
7754 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7755 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7756 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7758 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7760 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7761 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7762 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7763 TmpInst.addOperand(Inst.getOperand(3)); // Rm
7764 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7765 TmpInst.addOperand(Inst.getOperand(5));
7766 Inst = TmpInst;
7777 MCInst TmpInst;
7779 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7780 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7781 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7783 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7785 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7787 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7788 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7789 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7790 TmpInst.addOperand(Inst.getOperand(4));
7791 Inst = TmpInst;
7801 MCInst TmpInst;
7803 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7804 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7805 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7807 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7809 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7811 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7812 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7813 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7814 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7815 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7816 TmpInst.addOperand(Inst.getOperand(4));
7817 Inst = TmpInst;
7827 MCInst TmpInst;
7829 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7830 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7831 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7833 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7835 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7837 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7838 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7839 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7840 TmpInst.addOperand(Inst.getOperand(3)); // Rm
7841 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7842 TmpInst.addOperand(Inst.getOperand(5));
7843 Inst = TmpInst;
7854 MCInst TmpInst;
7856 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7857 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7858 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7860 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7862 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7864 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7865 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7866 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7867 TmpInst.addOperand(Inst.getOperand(4));
7868 Inst = TmpInst;
7878 MCInst TmpInst;
7880 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7881 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7882 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7884 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7886 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7888 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7889 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7890 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7891 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7892 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7893 TmpInst.addOperand(Inst.getOperand(4));
7894 Inst = TmpInst;
7904 MCInst TmpInst;
7906 TmpInst.setOpcode(getRealVLDOpcode(Inst.getOpcode(), Spacing));
7907 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7908 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7910 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7912 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7914 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7915 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7916 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7917 TmpInst.addOperand(Inst.getOperand(3)); // Rm
7918 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7919 TmpInst.addOperand(Inst.getOperand(5));
7920 Inst = TmpInst;
7931 MCInst TmpInst;
7933 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7934 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7935 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7936 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7937 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7939 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7941 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7942 TmpInst.addOperand(Inst.getOperand(4));
7943 Inst = TmpInst;
7953 MCInst TmpInst;
7955 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7956 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7957 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7958 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7959 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
7960 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7961 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7963 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7965 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
7966 TmpInst.addOperand(Inst.getOperand(4));
7967 Inst = TmpInst;
7977 MCInst TmpInst;
7979 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
7980 TmpInst.addOperand(Inst.getOperand(1)); // Rn
7981 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
7982 TmpInst.addOperand(Inst.getOperand(2)); // alignment
7983 TmpInst.addOperand(Inst.getOperand(3)); // Rm
7984 TmpInst.addOperand(Inst.getOperand(0)); // Vd
7985 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7987 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
7989 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
7990 TmpInst.addOperand(Inst.getOperand(5));
7991 Inst = TmpInst;
8002 MCInst TmpInst;
8004 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
8005 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8006 TmpInst.addOperand(Inst.getOperand(2)); // alignment
8007 TmpInst.addOperand(Inst.getOperand(0)); // Vd
8008 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8010 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8012 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8014 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
8015 TmpInst.addOperand(Inst.getOperand(4));
8016 Inst = TmpInst;
8026 MCInst TmpInst;
8028 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
8029 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8030 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
8031 TmpInst.addOperand(Inst.getOperand(2)); // alignment
8032 TmpInst.addOperand(MCOperand::createReg(0)); // Rm
8033 TmpInst.addOperand(Inst.getOperand(0)); // Vd
8034 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8036 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8038 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8040 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
8041 TmpInst.addOperand(Inst.getOperand(4));
8042 Inst = TmpInst;
8052 MCInst TmpInst;
8054 TmpInst.setOpcode(getRealVSTOpcode(Inst.getOpcode(), Spacing));
8055 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8056 TmpInst.addOperand(Inst.getOperand(1)); // Rn_wb == tied Rn
8057 TmpInst.addOperand(Inst.getOperand(2)); // alignment
8058 TmpInst.addOperand(Inst.getOperand(3)); // Rm
8059 TmpInst.addOperand(Inst.getOperand(0)); // Vd
8060 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8062 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8064 TmpInst.addOperand(MCOperand::createReg(Inst.getOperand(0).getReg() +
8066 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
8067 TmpInst.addOperand(Inst.getOperand(5));
8068 Inst = TmpInst;
8089 MCInst TmpInst;
8090 TmpInst.setOpcode(NewOpc);
8091 TmpInst.addOperand(Inst.getOperand(0));
8092 TmpInst.addOperand(Inst.getOperand(5));
8093 TmpInst.addOperand(Inst.getOperand(1));
8094 TmpInst.addOperand(Inst.getOperand(2));
8095 TmpInst.addOperand(Inst.getOperand(3));
8096 TmpInst.addOperand(Inst.getOperand(4));
8097 Inst = TmpInst;
8116 MCInst TmpInst;
8125 TmpInst.setOpcode(newOpc);
8126 TmpInst.addOperand(Inst.getOperand(0)); // Rd
8128 TmpInst.addOperand(MCOperand::createReg(
8130 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8131 TmpInst.addOperand(Inst.getOperand(2)); // Rm
8132 TmpInst.addOperand(Inst.getOperand(4)); // CondCode
8133 TmpInst.addOperand(Inst.getOperand(5));
8135 TmpInst.addOperand(MCOperand::createReg(
8137 Inst = TmpInst;
8150 MCInst TmpInst;
8162 TmpInst.setOpcode(newOpc);
8163 TmpInst.addOperand(Inst.getOperand(0)); // Rd
8165 TmpInst.addOperand(MCOperand::createReg(
8167 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8169 TmpInst.addOperand(MCOperand::createImm(Amount));
8170 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
8171 TmpInst.addOperand(Inst.getOperand(4));
8173 TmpInst.addOperand(MCOperand::createReg(
8175 Inst = TmpInst;
8192 MCInst TmpInst;
8193 TmpInst.setOpcode(ARM::MOVsr);
8194 TmpInst.addOperand(Inst.getOperand(0)); // Rd
8195 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8196 TmpInst.addOperand(Inst.getOperand(2)); // Rm
8197 TmpInst.addOperand(MCOperand::createImm(Shifter)); // Shift value and ty
8198 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
8199 TmpInst.addOperand(Inst.getOperand(4));
8200 TmpInst.addOperand(Inst.getOperand(5)); // cc_out
8201 Inst = TmpInst;
8223 MCInst TmpInst;
8224 TmpInst.setOpcode(Opc);
8225 TmpInst.addOperand(Inst.getOperand(0)); // Rd
8226 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8228 TmpInst.addOperand(MCOperand::createImm(Shifter)); // Shift value and ty
8229 TmpInst.addOperand(Inst.getOperand(3)); // CondCode
8230 TmpInst.addOperand(Inst.getOperand(4));
8231 TmpInst.addOperand(Inst.getOperand(5)); // cc_out
8232 Inst = TmpInst;
8237 MCInst TmpInst;
8238 TmpInst.setOpcode(ARM::MOVsi);
8239 TmpInst.addOperand(Inst.getOperand(0)); // Rd
8240 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8241 TmpInst.addOperand(MCOperand::createImm(Shifter)); // Shift value and ty
8242 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
8243 TmpInst.addOperand(Inst.getOperand(3));
8244 TmpInst.addOperand(Inst.getOperand(4)); // cc_out
8245 Inst = TmpInst;
8253 MCInst TmpInst;
8254 TmpInst.setOpcode(ARM::t2LDR_POST);
8255 TmpInst.addOperand(Inst.getOperand(4)); // Rt
8256 TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
8257 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8258 TmpInst.addOperand(MCOperand::createImm(4));
8259 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
8260 TmpInst.addOperand(Inst.getOperand(3));
8261 Inst = TmpInst;
8269 MCInst TmpInst;
8270 TmpInst.setOpcode(ARM::t2STR_PRE);
8271 TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
8272 TmpInst.addOperand(Inst.getOperand(4)); // Rt
8273 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8274 TmpInst.addOperand(MCOperand::createImm(-4));
8275 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
8276 TmpInst.addOperand(Inst.getOperand(3));
8277 Inst = TmpInst;
8285 MCInst TmpInst;
8286 TmpInst.setOpcode(ARM::LDR_POST_IMM);
8287 TmpInst.addOperand(Inst.getOperand(4)); // Rt
8288 TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
8289 TmpInst.addOperand(Inst.getOperand(1)); // Rn
8290 TmpInst.addOperand(MCOperand::createReg(0)); // am2offset
8291 TmpInst.addOperand(MCOperand::createImm(4));
8292 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
8293 TmpInst.addOperand(Inst.getOperand(3));
8294 Inst = TmpInst;
8303 MCInst TmpInst;
8304 TmpInst.setOpcode(ARM::STR_PRE_IMM);
8305 TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
8306 TmpInst.addOperand(Inst.getOperand(4)); // Rt
8307 TmpInst.addOperand(Inst.getOperand(1)); // addrmode_imm12
8308 TmpInst.addOperand(MCOperand::createImm(-4));
8309 TmpInst.addOperand(Inst.getOperand(2)); // CondCode
8310 TmpInst.addOperand(Inst.getOperand(3));
8311 Inst = TmpInst;
8366 MCInst TmpInst;
8367 TmpInst.setOpcode(Inst.getOpcode() == ARM::t2ADDri ?
8369 TmpInst.addOperand(Inst.getOperand(0));
8370 TmpInst.addOperand(Inst.getOperand(5));
8371 TmpInst.addOperand(Inst.getOperand(0));
8372 TmpInst.addOperand(Inst.getOperand(2));
8373 TmpInst.addOperand(Inst.getOperand(3));
8374 TmpInst.addOperand(Inst.getOperand(4));
8375 Inst = TmpInst;
8396 MCInst TmpInst;
8397 TmpInst.setOpcode(ARM::tADDhirr);
8398 TmpInst.addOperand(Inst.getOperand(0));
8399 TmpInst.addOperand(Inst.getOperand(0));
8400 TmpInst.addOperand(Inst.getOperand(Swap ? 1 : 2));
8401 TmpInst.addOperand(Inst.getOperand(3));
8402 TmpInst.addOperand(Inst.getOperand(4));
8403 Inst = TmpInst;
8519 MCInst TmpInst;
8520 TmpInst.setOpcode(ARM::tMOVi8);
8521 TmpInst.addOperand(Inst.getOperand(0));
8522 TmpInst.addOperand(Inst.getOperand(4));
8523 TmpInst.addOperand(Inst.getOperand(1));
8524 TmpInst.addOperand(Inst.getOperand(2));
8525 TmpInst.addOperand(Inst.getOperand(3));
8526 Inst = TmpInst;
8541 MCInst TmpInst;
8542 TmpInst.setOpcode(Inst.getOperand(4).getReg() ? ARM::tMOVSr : ARM::tMOVr);
8543 TmpInst.addOperand(Inst.getOperand(0));
8544 TmpInst.addOperand(Inst.getOperand(1));
8545 TmpInst.addOperand(Inst.getOperand(2));
8546 TmpInst.addOperand(Inst.getOperand(3));
8547 Inst = TmpInst;
8572 MCInst TmpInst;
8573 TmpInst.setOpcode(NewOpc);
8574 TmpInst.addOperand(Inst.getOperand(0));
8575 TmpInst.addOperand(Inst.getOperand(1));
8576 TmpInst.addOperand(Inst.getOperand(3));
8577 TmpInst.addOperand(Inst.getOperand(4));
8578 Inst = TmpInst;
8590 MCInst TmpInst;
8591 TmpInst.setOpcode(ARM::MOVr);
8592 TmpInst.addOperand(Inst.getOperand(0));
8593 TmpInst.addOperand(Inst.getOperand(1));
8594 TmpInst.addOperand(Inst.getOperand(3));
8595 TmpInst.addOperand(Inst.getOperand(4));
8596 TmpInst.addOperand(Inst.getOperand(5));
8597 Inst = TmpInst;
8624 MCInst TmpInst;
8625 TmpInst.setOpcode(newOpc);
8626 TmpInst.addOperand(Inst.getOperand(0));
8627 TmpInst.addOperand(Inst.getOperand(1));
8628 TmpInst.addOperand(Inst.getOperand(2));
8629 TmpInst.addOperand(Inst.getOperand(4));
8630 TmpInst.addOperand(Inst.getOperand(5));
8631 TmpInst.addOperand(Inst.getOperand(6));
8632 Inst = TmpInst;
8688 MCInst TmpInst;
8689 TmpInst.setOpcode(NewOpc);
8690 TmpInst.addOperand(Inst.getOperand(0));
8691 TmpInst.addOperand(Inst.getOperand(5));
8692 TmpInst.addOperand(Inst.getOperand(1));
8693 TmpInst.addOperand(Inst.getOperand(2));
8694 TmpInst.addOperand(Inst.getOperand(3));
8695 TmpInst.addOperand(Inst.getOperand(4));
8696 Inst = TmpInst;
8726 MCInst TmpInst;
8727 TmpInst.setOpcode(NewOpc);
8728 TmpInst.addOperand(Inst.getOperand(0));
8729 TmpInst.addOperand(Inst.getOperand(5));
8731 TmpInst.addOperand(Inst.getOperand(1));
8732 TmpInst.addOperand(Inst.getOperand(2));
8734 TmpInst.addOperand(Inst.getOperand(2));
8735 TmpInst.addOperand(Inst.getOperand(1));
8737 TmpInst.addOperand(Inst.getOperand(3));
8738 TmpInst.addOperand(Inst.getOperand(4));
8739 Inst = TmpInst;