Home | History | Annotate | Download | only in arch-tegra

Lines Matching refs:uint

12 	uint uart_thr_dlab_0;		/* UART_THR_DLAB_0_0, offset 00 */
13 uint uart_ier_dlab_0; /* UART_IER_DLAB_0_0, offset 04 */
14 uint uart_iir_fcr; /* UART_IIR_FCR_0, offset 08 */
15 uint uart_lcr; /* UART_LCR_0, offset 0C */
16 uint uart_mcr; /* UART_MCR_0, offset 10 */
17 uint uart_lsr; /* UART_LSR_0, offset 14 */
18 uint uart_msr; /* UART_MSR_0, offset 18 */
19 uint uart_spr; /* UART_SPR_0, offset 1C */
20 uint uart_irda_csr; /* UART_IRDA_CSR_0, offset 20 */
21 uint uart_reserved[6]; /* Reserved, unused, offset 24-38*/
22 uint uart_asr; /* UART_ASR_0, offset 3C */